Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?

[TechView: EDA]

VSIA's Demise Could Lead To New IEEE Standards



David Maliniak  |   ED Online ID #16261  |   August 16, 2007

Article Rating: Not Rated

In the wake of the VSI Alliance's (VSIA's) announcement that it will cease operation, IEEE has formed two study groups to examine VSIA's Quality IP (QIP) Metric standard and encryption activities. The Quality IP Study Group and Encryption Study Group will evaluate VSIA technology with an eye toward potential new standards.

The VSIA QIP Metric standard gives companies a way to evaluate intellectual property (IP) from internal groups or third parties for the components used to construct ASICs, systems-on-a-chip (SoCs), or other ICs. VSIA's encryption work, which began earlier this year, is based on a document contributed by Synplicity and aims to provide a standard to safeguard semiconductor IP cores, thus protecting their developers' investments.

The study groups will make their recommendations on whether or not to proceed with formal standards development in the next 90 days. Before doing so, they will explore each possible standard from such perspectives as market potential, compatibility with related standards, differences from other projects, and whether a viable pool of volunteer leadership and participants exists.

Companies participating in the Quality IP Study Group include Freescale, LSI, EDAcentrum, Mentor Graphics, and Cadence. It is chaired by Kathy Werner, IP strategy and business manager of Freescale Semiconductor.

Participants in the Encryption Study Group include Synplicity, Altera, LSI, Synopsys, Mentor, and CAST. The group is chaired by Gary Delp, distinguished engineer, LSI. Both groups are sponsored by the IEEE Design Automation Standards Committee (DASC).

The IEEE and the DASC invite all interested parties to participate in these study groups. For further information on the Quality IP Study Group, contact Kathy Werner at kathy.werner@freescale.com. For more on the Encryption Study Group, contact Gary Delp at Gary.Delp@lsi.com.

IEEE
standards.ieee.org
VSI Alliance
www.vsia.org




Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


  • C Tools Accelerate HDV Development On Xilinx FPGAs
  • A New Design Inflection Point
  • Forecasting Industry Growth For 2009 And Beyond
  • EDA Retools To Exploit Multicore Architectures
  • Design And Verification Move Up In Abstraction
  • EDA Retools To Exploit Multicore Architectures
  • A New Design Inflection Point
  • Design And Verification Move Up In Abstraction
    1) Transportation Guidelines For Lithium Batteries Get Updated
    (1371 views today)
    2) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (295 views today)
    3) WHITE PAPER: Liquid-Level Monitoring Using a Pressure Sensor
    (254 views today)
    4) 1-A Switching Regulators Operate With 96% Efficiency To Replace Linear Regulators
    (158 views today)
    5) The Field Of Energy Harvesting Begins To Ripen
    (107 views today)
    ALL TOP 20







    POST YOUR COMMENTS HERE

    Name:

    Email:
    Rate this article:

     less useful more useful 
    1
    2
    3
    4
    5
    Your Comments:

    Enter the text from the image below




    Please refresh the page if you have trouble reading this text.
     
     

    PartFinder

    Find real-time pricing, stock status, same-day/next-day shipping options and more. Brought to you by Digi-Key. Go to PartFinder.    
    GlobalSpec

    PART SEARCH :
    Powered by: GlobalSpec - The Engineering Search Engine
    Sponsored Links

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources