Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?

[Design View / Design Solution]

About Polygon Processing Engines



Arya Raychaudhuri  |   ED Online ID #19161  |   June 10, 2008

Article Rating: Not Rated

Correct-by-construction polygon processing capabilities, which together are commonly called a polygon processing engine (PPE), enable a physical designer to perform all forms of layout transformation in a post-stream-out GDS database. In particular, a PPE allows the designer to modify a design to conform to design for manufacturability (DFM) and yield enhancement requirements. Metallization reprocessing, transistor gate poly and active layers adjustments, and contact and via insertion are some of the common applications of a PPE. Measurement of the various topological relationships of the polygons in a physical design, and subsequent sizing of the polygons under the topological constraints, form the basis of a PPE’s operation. In addition, the ability to create simple geometries, such as rectangles, polygons, and circles, helps a physical design verification engineer write scripts that can generate rather complex overlay cells, such as the power and ground plane of a regular multi-routed blocks design or the RDL layer of a flip-chip design, in a correct-by-construction manner.

Two important requirements of an efficient PPE are:

  • Its ability to maintain the design hierarchy during the process of layout modification or generation.
  • Its ability to make intricate changes in the hierarchical positions of cell instances under various layout configurational constraints.

  • So, it is often the case that a successful PPE is actually a combination of two general polygon processing capabilities. One group of capabilities is geared more toward polygon measurements and sizing, while the other handles database hierarchy issues.




Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


  • User Advisory Group To Guide Open Verification Methodology’s Evolution
  • DDR3 and DDR2 Memory IP Bolsters SoC Designs
  • PCB Tools Cross-Probe Between Layout And Schematic
  • Constraint-Driven Flow Targets PCB High-Density Interconnects
  • Cadence Abandons Its Bid To Buy Mentor Graphics
  • Model Extractor For CMOS Sports Improved RF/DC Parameters
  • 45-nm Via-Programmable ASICs Add High-Speed I/O Transceivers To Feature Mix
  • Get Ready For NIWeek
    1) Low-Dropout (LDO) Linear Regulators
    (928 views today)
    2) DNA In Your Gadgets?
    (657 views today)
    3) SDR Transforms Amateur Radio
    (529 views today)
    4) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (262 views today)
    5) Easily Convert Decimal Numbers To Their Binary And BCD Formats
    (200 views today)
    ALL TOP 20







    POST YOUR COMMENTS HERE

    Name:

    Email:
    Rate this article:

     less useful more useful 
    1
    2
    3
    4
    5
    Your Comments:

    Enter the text from the image below




    Please refresh the page if you have trouble reading this text.
     
     

    PartFinder

    Find real-time pricing, stock status, same-day/next-day shipping options and more. Brought to you by Digi-Key. Go to PartFinder.    
    GlobalSpec

    PART SEARCH :
    Powered by: GlobalSpec - The Engineering Search Engine
    Sponsored Links

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF RF Design
    Schematics Find Power Products Military Electronics Featured Vendors EE Events Free Design Resources