Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[Embedded in Electronic Design]
Core Hits 2 GHz With PCI Express Connectivity

William Wong  |   ED Online ID #19230  |   July 10, 2008


Marvell took its ARM license and cranked out the 32-bit Shiva core, which hits 2 GHz and delivers PCI Express connectivity. It’s compatible with ARM’s 16- and 32-bit instruction sets even though it isn’t part of ARM’s Cortex push. This lets designers tailor the core to its requirements.

The initial crop of Shiva chips targets multimedia applications, including portable units such as mobile Internet devices (MIDs). The 2-GHz 88F6281 is at the top of the line (see the figure). The PCI Express interface can be set up as a host or device. As a device, the chip can be a coprocessor augmenting an existing design such as a set-top box.

The 88F619x and 88F6180 chips run at 800 MHz, delivering lower power requirements and slightly fewer peripherals. All of the platforms include the security engine, which is critical to many multimedia and storage applications. The engine supports AES, DES, 3DES, SHA1, and MD5. Only the 88F6281 incorporates video support.

MARVELL
www.marvell.com


Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • User Advisory Group To Guide Open Verification Methodology’s Evolution
  • DDR3 and DDR2 Memory IP Bolsters SoC Designs
  • PCB Tools Cross-Probe Between Layout And Schematic
  • Constraint-Driven Flow Targets PCB High-Density Interconnects
  • Cadence Abandons Its Bid To Buy Mentor Graphics
  • Model Extractor For CMOS Sports Improved RF/DC Parameters
  • 45-nm Via-Programmable ASICs Add High-Speed I/O Transceivers To Feature Mix
  • Get Ready For NIWeek
    1) SDR Transforms Amateur Radio
    (1080 views today)
    2) DNA In Your Gadgets?
    (902 views today)
    3) Low-Dropout (LDO) Linear Regulators
    (844 views today)
    4) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (288 views today)
    5) A Summary Of The DDR Memory Controller Standard—Wait, There Isn’t One!
    (239 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF RF Design
    Schematics Find Power Products Military Electronics Featured Vendors EE Events Free Design Resources