Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[Designed In]
Horizon And Scorpus Collaborate On Digital-Video Decoder/Processor

ED News Staff  |   ED Online ID #19286  |   June 25, 2008


Scopus Video Networks will use Horizon Semiconductor's high definition decoding technology in its receiver processor for multi-channel ATSC decoding/down conversion. Horizon designs semiconductor devices used for secure video/audio compression and transmission in the consumer electronics and broadcast markets. Scopus Video Networks provides digital video networking systems. The two companies have worked to integrate Horizon's Hz4210 SoC into Scopus' integrated receiver processor (IRP-3910), a multi-channel professional decoder/processor/down-converter unit.

The IRP-3910 is specifically designed to enable cable operators' transition from analog to ATSC digital television broadcasting. It's packaged in a 1-RU chassis, and provides up to four channels of HD decoding along with dynamic aspect ratio conversion. It also incorporates a multiplexing core that performs grooming and PSIP aggregation of multiple HD and SD programs for digital content distribution.

Horizon's Hz4210 high-definition, single-channel MPEG-2/AVC/VC1 audio/video decoder SoC de-multiplexes incoming off-air ATSC transport streams and extracts VBI data, timestamps, aspect ratio, and other related stream parameters. It also filters and decodes certain user programmable channels, down-mixes 5.1 Dolby AC-3 audio into stereo audio, and performs professional HD down conversion scaling and automatic aspect ratio correction. The output signal is then post-processed for enhanced video quality.

The IRP-3910 will be demonstrated at SCTE Cable-Tec Expo 2008 taking place this week in Philadelphia.

Scopus Video Networks
www.scopus.net

Horizon Semiconductors
www.horizonsemi.com


Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • Synopsys Takes The Analog/Mixed-Signal Plunge
  • October 2, 2008
  • Electronic Design Update: October 1, 2008
  • For Checking Software Without Hardware, FPGAs Are The Answer
  • ESL Platform Looks To Solidify Baseband PHY Design Flow
  • September 25, 2008
  • Electronic Design Update: September 24, 2008
  • Tools Take On IC-Package And SiP Design Challenges
    1) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (193 views today)
    2) Easily Convert Decimal Numbers To Their Binary And BCD Formats
    (103 views today)
    3) Precision DC motor speed controller
    (87 views today)
    4) Efficient DC-To-AC Inverters Charge Equipment Racks
    (78 views today)
    5) DC-AC inverter targets electroluminescent applications
    (68 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources