By 2010, a booming demand for solar energy will increase worldwide investments in the production of photovoltaic (PV) cells to the same level as those for semiconductor manufacturing, according to iSuppli. The market research group predicts global production of PV cells will rise to as much as 12 GW by 2010, up from 3.5 GW in 2007. By 2010, up to 400 production lines will be in place, representing a four-fold increase from about 90 to 100 production lines in 2007.

Dr. Henning Wicht, an iSuppli senior director and principal analyst, estimates the market for PV cells will grow by 40% annually until 2010, and 20% beyond that. Heavy investments will be required to finance the expansion of PV cell production. Each PV factory will require an investment of roughly $500 million, will employ as many as 1000 workers per site, and will generate annual revenue of about $1 billion per year or more, putting them into the size, cost and employment range of semiconductor fabs.

Manufacturers contend that PV cell production will become cheaper in time. PV cell makers Q-Cells AG and REC Group said they expect 40% reduction in PV system costs from 2006 to 2010. As a result, many regions throughout the world will soon reach grid parity—a point at which PV electricity costs the same or less than power derived from the electrical grid. PV grid parity is expected by 2012 in nations where sunshine is plentiful and constant, and by 2018 in areas of the world with adequate or medium sun exposure.

Reprints

Printer-Friendly

Email this Article

RSS

Submit PlanetEE del.icio.us Digg Reddit Newsvine StumbleUpon Netscape Yahoo MyWeb Live Bookmarks Fark  Submit

Font Size

What's This?

Hall-Effect Sensor Interface Takes Two-Wire Route Chip Fuse In 1206 Package Sports 25A Rating VCO Provides 136 MHz To 174 MHz Bandwidth Programmable Signal-Conditioning Systems Keep A Low Profile Triacs Reside In Unique Isolated TO-220 Packages USB And Latch Cable Assemblies Meld

User Advisory Group To Guide Open Verification Methodology’s Evolution DDR3 and DDR2 Memory IP Bolsters SoC Designs PCB Tools Cross-Probe Between Layout And Schematic Constraint-Driven Flow Targets PCB High-Density Interconnects Cadence Abandons Its Bid To Buy Mentor Graphics Model Extractor For CMOS Sports Improved RF/DC Parameters 45-nm Via-Programmable ASICs Add High-Speed I/O Transceivers To Feature Mix Get Ready For NIWeek

1) Low-Dropout (LDO) Linear Regulators (912 views today) 2) DNA In Your Gadgets? (664 views today) 3) SDR Transforms Amateur Radio (541 views today) 4) Build A Smart Battery Charger Using A Single-Transistor Circuit (261 views today) 5) Easily Convert Decimal Numbers To Their Binary And BCD Formats (201 views today) ALL TOP 20

POST YOUR COMMENTS HERE Name: Email:
Your Comments: Enter the text from the image below Please refresh the page if you have trouble reading this text.