Electronic Design

Communications: Digital Downconverter Handles 64 Channels, Delivers 140 Msamples/s

A fully flexible 64-channel digital downconversion (DDC) core is tuned for use on FPGAs. The ChannelCore64 lets designers replace up to 16 specialized DDC ASIC devices with a single IP core, significantly reducing board area, lowering power consumption, and increasing flexibility. The ChannelCore64 can considerably reduce system cost compared to traditional methods, with savings becoming more significant as the number of channels increases. The DDC core targets applications such as wireless basestations, satellite ground stations, and other multichannel radio receivers. The core supports two 16-bit analog-to-digital converter (ADC) inputs, each with a sample rate up to 140 Msamples/s. It also provides 64 independent downconversion channels, which may be connected to either ADC. Designers can independently tune channel center frequencies with a resolution of less than 0.01 Hz and independently select channel bandwidths. Channels can be reconfigured while the core is running without affecting the operation of other channels. Contact the company for licensing fees.

RF Engines Ltd.
www.rfel.com

Hide comments

Comments

  • Allowed HTML tags: <em> <strong> <blockquote> <br> <p>

Plain text

  • No HTML tags allowed.
  • Web page addresses and e-mail addresses turn into links automatically.
  • Lines and paragraphs break automatically.
Publish