Test Process Meets Requirements Of Probe Card Applications

Jan. 6, 2012
Multitest’s UltraFlat process meets requirements for high parallel vertical probe card applications.

Multitest’s UltraFlat process meets requirements for high parallel vertical probe card applications. In DDR3 apps, requirements for board flatness at wafer-level testing are critical and flatter PCBs require less compliance from the probe interface and reduce interface wear. UtraFlat allows maintenance of tight overall flatness tolerances by removing the bow and twist in the PCB. Unlike flat-baking that provides a temporarily flat PCB, UltraFlat provides a permanent overall flatness. Additionally, it typically complies with bow-and-twist requirements of 1%. MULTITEST ELECTRONIC SYSTEMS INC., Santa Clara, CA. (408)-988-6544.

Sponsored Recommendations

TTI Transportation Resource Center

April 8, 2024
From sensors to vehicle electrification, from design to production, on-board and off-board a TTI Transportation Specialist will help you keep moving into the future. TTI has been...

Cornell Dubilier: Push EV Charging to Higher Productivity and Lower Recharge Times

April 8, 2024
Optimized for high efficiency power inverter/converter level 3 EV charging systems, CDE capacitors offer high capacitance values, low inductance (< 5 nH), high ripple current ...

TTI Hybrid & Electric Vehicles Line Card

April 8, 2024
Components for Infrastructure, Connectivity and On-board Systems TTI stocks the premier electrical components that hybrid and electric vehicle manufacturers and suppliers need...

Bourns: Automotive-Grade Components for the Rough Road Ahead

April 8, 2024
The electronics needed for transportation today is getting increasingly more demanding and sophisticated, requiring not only high quality components but those that interface well...

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!