1. The Tensilica Fusion DSP core is a configurable, dual-issue, VLIW DSP. Optional features include single-precision floating point, AES encryption, and baseband bit operations.
1. The Tensilica Fusion DSP core is a configurable, dual-issue, VLIW DSP. Optional features include single-precision floating point, AES encryption, and baseband bit operations.
1. The Tensilica Fusion DSP core is a configurable, dual-issue, VLIW DSP. Optional features include single-precision floating point, AES encryption, and baseband bit operations.
1. The Tensilica Fusion DSP core is a configurable, dual-issue, VLIW DSP. Optional features include single-precision floating point, AES encryption, and baseband bit operations.
1. The Tensilica Fusion DSP core is a configurable, dual-issue, VLIW DSP. Optional features include single-precision floating point, AES encryption, and baseband bit operations.

DSP Targets IoT Apps with Low-Power Operation

May 6, 2015
Cadence’s Tensilica Fusion DSP architecture targets IoT, wearables, and communication applications.

Cadence’s Tensilica Fusion DSP architecture is aimed squarely at new Internet of Things (IoT) applications, as well as wearables and communication apps. The dual-issue, VLIW platform (Fig. 1) is designed for low-power operation. The system is highly customizable with configurations generating a complete, customized Xtensa tool suite and runtime support package. The instruction-set architecture (ISA) is design for extensibility and a number of options are available as well, including support for multiple wireless protocols including Bluetooth Low Energy, Thread, and Zigbee using IEEE 802.15.4, SmartGrid 802.15.4g, Wi-Fi 802.11n and 802.11ah, 2G and LTE Category 0 release 12 and 13, and global navigation satellite systems (GNSS).

The core is a dual-issue, VLIW processor based on Cadence’s Tensilica HiFi 3 architecture. The VLIW features are only used when required to reduce code size and increase overall system efficiency. The MAC support can be configured for single 32- by 32-bit operation or dual configurations of 32- by 16-bit, 24- by 24-bit, and 16- by 16-bit.

In addition to the core, Cadence can provide a number of integrated modules. These include single-precision floating point support, AES-128 encryption, and baseband bit operations for MAC and PHY algorithm acceleration. There is also audio/voice compatibility with the Tensilica HiFi audio DSP architecture. The floating-point implementation runs in parallel with 64-bit load/store operations. 

Sponsored Recommendations

Highly Integrated 20A Digital Power Module for High Current Applications

March 20, 2024
Renesas latest power module delivers the highest efficiency (up to 94% peak) and fast time-to-market solution in an extremely small footprint. The RRM12120 is ideal for space...

Empowering Innovation: Your Power Partner for Tomorrow's Challenges

March 20, 2024
Discover how innovation, quality, and reliability are embedded into every aspect of Renesas' power products.

Article: Meeting the challenges of power conversion in e-bikes

March 18, 2024
Managing electrical noise in a compact and lightweight vehicle is a perpetual obstacle

Power modules provide high-efficiency conversion between 400V and 800V systems for electric vehicles

March 18, 2024
Porsche, Hyundai and GMC all are converting 400 – 800V today in very different ways. Learn more about how power modules stack up to these discrete designs.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!