Remove The Processor Dilemma From Constrained-Random Verification (.PDF download)

Block-level verification has become a fairly mature technology over the past 10 years. All of the major EDA players support constrained-random stimulus generation in the simulation testbench...

 

Register or sign in below t

Register to view the full article

By registering on Electronic Design now, you'll not only gain access to premium content, you'll also become part of an exclusive, robust global engineering community!
Participate in Expert and Reader driven Q&A's
Start your own conversation by commenting on any article or blog
Download high-quality content including the highly anticipated Salary & Career Report