Electronic Design

Eye-Diagram Analysis Speeds DDR SDRAM Validation

To meet JEDEC compliance, form-ft the best eye-diagram method to your device using the latest oscilloscopes and logic analyzers.

Double-data-rate synchronous dynamic random access memory (DDR SDRAM) physical-layer testing is a crucial step in making sure devices comply with the JEDEC specification. The ultimate goal is to guarantee interoperability when different memory devices are used together and that they work when powered up. Fundamentally, interoperability begins at the physical layer.

For a DDR memory interface, the responsibility of good physical-layer performance falls at the hands of the design engineers and implementers, whether they’re developing a DDR memory controller, chip, or system. Other standards such as USB, PCI Express, SATA, or fully buffered DIMM (FBD) have dedicated standard bodies that govern how to carry out compliance testing. DDR memory testing, on the other hand, is unique because JEDEC doesn’t enforce a compliance program—it expects adopters to perform the compliance measurements themselves.

One common measurement method for compliance testing is eye-diagram analysis. This method provides a comprehensive analysis of a DDR memory’s waveform signal integrity by looking at the eye characteristics. Through the eye diagram, you can quickly gauge the amount of jitter on the device, if there’s any glitch or non-monotonic edge, and other problems on the device.

This article will highlight some of the eye analysis methods you can find with the oscilloscope as well as the logic analyzer. It also discusses some of the debugging capabilities of the instruments when problems are found while performing eye-diagram analysis.

QUICK EYE-DIAGRAM SCAN
A DDR memory interface can be made up of many DQ (data) channels. For instance, a DDR DIMM (dual-inline memory module) consists of 64 DQ channels that equal 64 bits or 8 bytes. The logic analyzer is the best tool to take a first glance at the signal-integrity performance due to its high input channel count. Comparatively, an oscilloscope has only four channels. Logic analyzers don’t feature the oscilloscope’s sampling or vertical resolution, but some can build rough eye diagrams instantaneously across all input channels (Fig. 1).

An interposer probe is inserted between the DIMM and connector. Signals are routed through the probe to the logic analyzer. With an oscilloscope, the scope probe will likely need to be switched from signal to signal, which can be cumbersome and time-consuming if you want to look at the overall approximate signal-integrity performance. Once the eye diagrams are constructed, you can analyze each data line to look for any problems and use an oscilloscope to help you further debug the issue.

Besides that, the eye diagram is also helpful for adjusting the logic-analyzer sample position to the center of the eye opening for functional analysis. This helps avoid sampling waveforms during the transition state or outside the data valid window where wrong data could be captured.

OVERLAY BIT EYE-DIAGRAM ANALYSIS
The overlay bit eye diagram analyzes each individual bit of a read or write burst. Since the DDR memory controller and chip use the same DQS (strobe) and DQ (data) bus for communication, the oscilloscope has to trigger at the beginning of the read-only or write-only waveforms. This can be easily performed using the zone-trigger capability available on some oscilloscopes.

With the zone trigger, you can determine and draw zones on the oscilloscope screen to visually determine the event identification condition. Such capability makes it possible to track the signal of interest, depending on whether or not the waveform intersects the zones.

On a memory interface, the read and write signals exhibit different signal characteristics on both the DQS and DQ. Therefore, in this case, the zone trigger can be used effectively to separate and trigger the signals at the beginning of the read or write burst (Fig. 2).

After successful setup of the zone trigger, the oscilloscope display can be set into infinite persistence and color-graded mode so that the waveforms will overlay and build up on the screen, creating a stream of eye patterns along with waveform intensity information. Then the eye diagram gets scanned for each individual bit and for any problems such as glitch, overshoot, or signal anomalies.

To get a quantitative view of signalintegrity performance, other measurements can be applied to the eye-diagram pattern, including eye height, eye width, signal amplitude, and slew rate. The measured values can then be compared with the JEDEC specification.

Continue on Page 2

In the event when the eye diagram shows infrequent anomalies, you can track the problem with the zone-trigger feature. A “Must Intersect” zone needs to be drawn where anomalies occur to track it and find out the condition of the anomalies. The anomalies could happen at a specific test pattern caused by intersymbol interference (ISI) or a glitch due to the crosstalk caused by a switching power supply. For the latter, the problem is fixed by improving the isolation of the switching power supply from coupling into the high-speed signal. Identifying the root cause can help solve the problem effectively.

The drawback of overlay bit eyediagram analysis is that the eye isn’t formed based on each DQS edge, but rather on the first DQS edge as a reference, which is also the beginning of the burst. Thus, it’s not accurate to analyze the jitter because the subsequent edge has cumulative jitter effect from the earlier edge. The further the edge is away from the first edge, the worse the jitter becomes. This is an inaccurate representation in the memory interface because jitter is a comparison between the DQS and DQ edge.

COMPOSITE EYE-DIAGRAM ANALYSIS
Another way to analyze the DDR signals is via the composite eye diagram. Either read or write DQ is folded into an eye based on the reference clock recovered from the DQS edge. This is how the eye diagram is formulated for standards like USB or PCI Express.

Unlike the overlay bit method, a composite eye diagram can tell the exact jitter content and distribution in your memory interface as the DQ signals are referenced to a clock (also DQS signal). An oscilloscope with the “explicit clock” setting will support this method of eye analysis, where the DQS signal is used as a reference clock.

Certain considerations must be addressed when doing a composite eye diagram. Folding of the DQ signals must be carefully done so that only the valid read or write waveforms are folded into the eye diagram. That’s because the communication for read and write uses the same bus.

Also, the tri-state condition needs to be removed from the analysis, or the tri-state waveform will go across the composite eye diagram. Setting up the composite eye diagram may become tedious, but there is DDR verification software that automatically sets up the oscilloscope to perform eye-diagram analysis. The composite eye diagram allows you to perform the measurements similarly in overlay eye-diagram analysis. Instead of having to analyze one bit after another, the composite eye diagram enables you to analyze one eye diagram that represents all bits.

A mask template is usually applied to the composite eye diagram (Fig. 3). The mask template can be configured based on the JEDEC specification, in which the middle section of the mask is made up of the setup/hold time and stable voltage threshold specifications. Masks can also be customized to test certain specifications. By applying a mask test to the composite eye diagram, you can quickly tell if the signal can meet the overall signal-integrity requirement.

If the signal ever violates the mask, there’s a potential for system failure. When this happens, the composite eye diagram can be unfolded via a debugging feature. After unfolding, the scope will pinpoint the exact location where the violation occurs. If there’s more than one violation in a waveform, the user can navigate through each of the failure positions. To find out the root cause, the timing relationships are measured between signals when the violation occurs. If it’s related to ISI failure, then it’s best to look at the DQ pattern.

The latest features built into today’s logic analyzers and oscilloscopes greatly simplify the validation and debugging process for embedded or computer DDR memory interfaces. The various eye-diagram analysis methods available on both instruments make the job quicker and more efficient.

Hide comments

Comments

  • Allowed HTML tags: <em> <strong> <blockquote> <br> <p>

Plain text

  • No HTML tags allowed.
  • Web page addresses and e-mail addresses turn into links automatically.
  • Lines and paragraphs break automatically.
Publish