Electronicdesign 14551 Ed Resource Whtpaperpromo1 4
Electronicdesign 14551 Ed Resource Whtpaperpromo1 4
Electronicdesign 14551 Ed Resource Whtpaperpromo1 4
Electronicdesign 14551 Ed Resource Whtpaperpromo1 4
Electronicdesign 14551 Ed Resource Whtpaperpromo1 4

Ensuring Optimal Performance For Physical Verification

Nov. 29, 2016
Sponsored by Mentor Graphics
The combination of increased layout data to check, coupled with increased rules, and complexity of rules to check, puts a heavy toll on the ability of chip designers to complete physical verification and meet tape-out windows. In this paper, you will learn:
  • How Moore’s law directly impacts DRC computational requirements
  • How to ensure use of accurate and optimized rule files
  • Best practices for layout fill generation
  • How to extract the most efficiency and scaling from multi-processor distributed compute farms

Sponsored Recommendations

Understanding Thermal Challenges in EV Charging Applications

March 28, 2024
As EVs emerge as the dominant mode of transportation, factors such as battery range and quicker charging rates will play pivotal roles in the global economy.

Board-Mount DC/DC Converters in Medical Applications

March 27, 2024
AC/DC or board-mount DC/DC converters provide power for medical devices. This article explains why isolation might be needed and which safety standards apply.

Use Rugged Multiband Antennas to Solve the Mobile Connectivity Challenge

March 27, 2024
Selecting and using antennas for mobile applications requires attention to electrical, mechanical, and environmental characteristics: TE modules can help.

Out-of-the-box Cellular and Wi-Fi connectivity with AWS IoT ExpressLink

March 27, 2024
This demo shows how to enroll LTE-M and Wi-Fi evaluation boards with AWS IoT Core, set up a Connected Health Solution as well as AWS AT commands and AWS IoT ExpressLink security...

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!