Electronicdesign 7804 Ijtagwebpromo
Electronicdesign 7804 Ijtagwebpromo
Electronicdesign 7804 Ijtagwebpromo
Electronicdesign 7804 Ijtagwebpromo
Electronicdesign 7804 Ijtagwebpromo

IJTAG Interoperability Fosters Two-Way Flow for Debug, Verification

Oct. 29, 2014
ASSET and Mentor Graphics joined forces to provide IJTAG (an embedded instrument standard for SoC debug and validation) interoperability between their products.
Tessent simplifies the process of connecting any number of IEEE P1687 compliant IP blocks into an integrated, hierarchical network and to communicate commands to the blocks from a single top level access point.

Two-way debug feedback between chips and boards helps eliminate doubt when it comes to whether faulty behavior is in the chip or on the board. To enable this two-way validation, interoperability between ASSET InterTech and Mentor Graphics Tessent products for the IEEE P1687 Internal Joint Test Action Group (IJTAG) embedded instrument standard will allow engineers to debug and isolate issues in complex system-on-chips (SoCs) or on the circuit board where the chip has been deployed.

IJTAG resources—including embedded instruments and the network connecting the devices—are inserted into a chip with Mentor’s Tessent solution. Subsequently, engineers can verify and characterize the SoC’s functionality and performance at the chip level. When used on a circuit board, ASSET’s ScanWorksTool provides a debug loop by accessing IJTAG resources to isolate problems in both the SoC and the circuit board. Issues found at the chip level can then be corrected before fabricating additional devices.

In light of ever-more-complex SoCs and increasing numbers of integrated IP blocks, IJTAG helps maintain the rapid pace of new product introductions. IEEE’s statement of scope for the standard says,

This standard will develop a methodology for access to embedded test and debug features, (but not the features themselves) via the IEEE 1149.1 Test Access Port (TAP) and additional signals that may be required. The elements of the methodology include a description language for the characteristics of the features and for communication with the features, and requirements for interfacing to the features.

The two companies will also collaborate on several educational programs and workshops to jump-start the adoption of IJTAG. 

Sponsored Recommendations

Highly Integrated 20A Digital Power Module for High Current Applications

March 20, 2024
Renesas latest power module delivers the highest efficiency (up to 94% peak) and fast time-to-market solution in an extremely small footprint. The RRM12120 is ideal for space...

Empowering Innovation: Your Power Partner for Tomorrow's Challenges

March 20, 2024
Discover how innovation, quality, and reliability are embedded into every aspect of Renesas' power products.

Article: Meeting the challenges of power conversion in e-bikes

March 18, 2024
Managing electrical noise in a compact and lightweight vehicle is a perpetual obstacle

Power modules provide high-efficiency conversion between 400V and 800V systems for electric vehicles

March 18, 2024
Porsche, Hyundai and GMC all are converting 400 – 800V today in very different ways. Learn more about how power modules stack up to these discrete designs.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!