Electronic Design

FPGA Tools Upgrade Aids Logic Optimization

Synplicity's upgrade to its Amplify Physical Optimizer software and Synplify Pro logic synthesis tool, Amplify 3.0, is a physical synthesis tool for FPGAs. It has been augmented by Synplicity's Total Optimization Physical Synthesis (TOPS) technology. TOPS is based on algorithms that produce precise physical placement while performing physical optimization of logic on critical paths. TOPS can achieve even more predictable timing estimations, reducing the number of iterations required to make timing closure.

Amplify 3.0 now performs detailed placement for critical regions, which gets passed into the back end, where a place-and-route tool finishes up. Synplicity claims that performance gains average 10% compared with earlier versions.

Other features include BlockRAM support with automatic design-rule checking, floating-region support for Altera APEX devices, an automated pin-assignment user interface, and new support for Altera APEX II, Mercury, and Xilinx Virtex II devices.

Synplify Pro, now available as version 7.0, has added a number of features, most notably an automated register retiming capability for Altera users. This provides more balanced delays in the combinatorial logic between registers, which results in significant performance gains.

The Amplify Physical Optimizer tool with TOPS technology is available now as an option to the Synplify Pro logic synthesis tool. It starts at $25,000. Synplify Pro 7.0 starts at $19,000. It too is available now.

Synplicity Inc., (408) 215-6000; www.synplicity.com.

TAGS: Digital ICs
Hide comments

Comments

  • Allowed HTML tags: <em> <strong> <blockquote> <br> <p>

Plain text

  • No HTML tags allowed.
  • Web page addresses and e-mail addresses turn into links automatically.
  • Lines and paragraphs break automatically.
Publish