Extraction Tool Makes Grade On TSMC’s 45-nm Process

June 18, 2007
Cadence Design Systems’ QRC Extraction tool now handles parasitic extraction for designs targeted at TSMC’s 45-nm process technology. The 45-nm node presents typical advanced technology challenges, including aggressive design rules, smaller SRAM cells,

Cadence Design Systems’ QRC Extraction tool now handles parasitic extraction for designs targeted at TSMC’s 45-nm process technology. The 45-nm node presents typical advanced technology challenges, including aggressive design rules, smaller SRAM cells, and higher gate density. As process technology scales down to 45 nm, manufacturing effects impact design-for-manufacturability considerations that must be addressed by accurate extraction technology to ensure reliable designs.

TSMC has validated that QRC Extraction provides accurate handling of 45-nm manufacturing effects. Cadence QRC Extraction supports designers in high-growth IC markets, such as consumer electronics, mobile devices, RFID, and wired/wireless networking systems. Designers who need highly accurate extraction for fast and complex wireless SoCs and RFICs can now use the Cadence QRC Extraction tool with TSMC’s 45-nm process technology.

According to TSMC spokesmen, QRC Extraction achieves high silicon correlation between measured and extracted results.

Cadence Design Systems
www.cadence.com

TSMC
www.tsmc.com Cadence Design Systems’ QRC Extraction tool now handles parasitic extraction for designs targeted at TSMC’s 45-nm process technology. The 45-nm node presents typical advanced technology challenges, including aggressive design rules, smaller SRAM cells, and higher gate density. As process technology scales down to 45 nm, manufacturing effects impact design-for-manufacturability considerations that must be addressed by accurate extraction technology to ensure reliable designs.

TSMC has validated that QRC Extraction provides accurate handling of 45-nm manufacturing effects. Cadence QRC Extraction supports designers in high-growth IC markets, such as consumer electronics, mobile devices, RFID, and wired/wireless networking systems. Designers who need highly accurate extraction for fast and complex wireless SoCs and RFICs can now use the Cadence QRC Extraction tool with TSMC’s 45-nm process technology.

According to TSMC spokesmen, QRC Extraction achieves high silicon correlation between measured and extracted results.

Cadence Design Systems
www.cadence.com

TSMC

Sponsored Recommendations

What are the Important Considerations when Assessing Cobot Safety?

April 16, 2024
A review of the requirements of ISO/TS 15066 and how they fit in with ISO 10218-1 and 10218-2 a consideration the complexities of collaboration.

Wire & Cable Cutting Digi-Spool® Service

April 16, 2024
Explore DigiKey’s Digi-Spool® professional cutting service for efficient and precise wire and cable management. Custom-cut to your exact specifications for a variety of cable ...

DigiKey Factory Tomorrow Season 3: Sustainable Manufacturing

April 16, 2024
Industry 4.0 is helping manufacturers develop and integrate technologies such as AI, edge computing and connectivity for the factories of tomorrow. Learn more at DigiKey today...

Connectivity – The Backbone of Sustainable Automation

April 16, 2024
Advanced interfaces for signals, data, and electrical power are essential. They help save resources and costs when networking production equipment.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!