Electronicdesign Com Content Content 74043 Mentor 0906 A

“Virtual Lab” Moves Emulation Toward The Data Centre

June 11, 2012
The next generation of Mentor Graphics’ emulation platform, Veloce 2, offers a new “virtual lab” to give verification engineers access to software-based peripherals connected to the Veloce platform.
Santa Cruz, Calif., U.S.: The next generation of Mentor Graphics’ emulation platform, Veloce 2, offers a new “virtual lab” to give verification engineers access to software-based peripherals connected to the Veloce platform. Called VirtuaLAB, this feature effectively moves the emulator to a data centre environment where the resource can be shared across multiple projects and geographies. Veloce VirtuaLAB peripherals are available for most popular protocols, such as multimedia video/audio standards, Gigabit Ethernet, USB, PCI Express, SATA, and SAS with more to come.

The Veloce VirtuaLAB builds on the emulator’s ability to run hardware designs written in register transfer level (RTL) at megahertz speeds. By integrating RTL models of key peripherals like USB, Ethernet, and PCI Express, the Veloce VirtuaLAB can create a full target environment that allows developers to validate both the hardware and embedded software before any hardware is manufactured. This significantly accelerates product development cycles. Because the Veloce VirtuaLAB is entirely software-based, it is easily replicated to support multiple software and hardware developers simultaneously.

Veloce2 is built on the company’s new full custom emulation IC, Crystal2, which is at the heart of the Veloce2’s performance and capacity gains. Crystal2 offers fast compile, full debug visibility, and advanced memory modelling. Veloce2 is backward compatible with first-generation Veloce emulators.

Mentor Graphics

Sponsored Recommendations

Design AI / ML Applications the Easy Way

March 29, 2024
The AI engineering team provides an overview and project examples of the complete reference solutions based on RA MCUs that are designed for easy integration of AI/ML technology...

Ultra-low Power 48 MHz MCU with Renesas RISC-V CPU Core

March 29, 2024
The industrys first general purpose 32-bit RISC-V MCUs are built with an internally developed CPU core and let embedded system designers develop a wide range of power-conscious...

Asset Management Recognition Demo AI / ML Kit

March 29, 2024
See how to use the scalable Renesas AI Kits to evaluate and test the application examples and develop your own solutions using Reality AI Tools or other available ecosystem and...

RISC-V Unleashes Your Imagination

March 29, 2024
Learn how the R9A02G021 general-purpose MCU with a RISC-V CPU core is designed to address a broad spectrum of energy-efficient, mixed-signal applications.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!