DPU ASIC Embraces 400G Ethernet

Sept. 25, 2023
Chelsio Communications’ T7 data-processing-unit ASIC provides software compatibility with previous generations.

This video is part of TechXchange Talks.

What you’ll learn

  • What is a DPU?
  • What it takes to handle 400G Ethernet.
  • Why an ASIC is needed to deliver high-performance, low-latency computing.

Data processing units (DPUs) are tightly integrated network front-end systems designed to offload network processing chores from the host. Sometimes referred to as SmartNICs or infrastructure processing units (IPUs), they’re essentially the internet-facing components for a cloud server system.

DPUs typically have a compute cluster that’s complemented with network interfaces and hardware accelerators to process network communication services such as authentication and encryption. Virtualization support is usually part of the mix to address cloud-based virtualization.

Chelsio Communications’ T7 ASIC can handle four 100G or one 400G Ethernet connection (Fig. 1). I talked with Bob Dugan, Director of Engineering, about the platform and the challenges addressed by a DPU (see the video above).

DPUs are needed to address high bandwidth throughput as well as manage data with support such as encryption at wire speeds. It also needs to minimize the latency between the incoming data and the host that eventually must process the massaged data. Host processors used to handle these chores with conventional network interface cards (NICs), but that’s impractical with today’s speeds looking to push past 400 Gb. TCP offload engines (TOEs) were just the start. This type of DPU provides even more functionality.

The T7 400-Gb support comes from 56-Gb PAM4 SERDES. The ASIC provides an x16 PCI Express (PCIe) interface to the host. This interface supports Unified RDMA including RDMA over Converged Ethernet v2 (RoCE) and iWARP. As a result, the DPU can handle traffic with minimal host intervention. The system is designed to provide zero-copy communication internally with kernel bypass without the need to rewrite applications.

PCIe functionality enables the ASIC to be a Root Complex and/or an End Point so that it can easily be an edge device or a front end to a server network. Versions of the chip are available with a built-in PCIe switch and an Ethernet switch.

The chip can handle storage applications, providing compression and encryption support for SSD drives. It can also manage native NVMe-to-NVMe and NVMe-to-Ethernet bridging as well as storage protocols, such as different RAID levels.

The T7 is compatible with the prior versions, such as the T6 found on the T62100-CR adapter (Fig. 2). The T6 has an x16 PCIe Gen 3 interface and handles two 100G Ethernet ports. Like the T7, the T6 is software compatible with prior versions of the platform.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!