Complex Chip Designs Need System-Level Scenario Coverage (.PDF Download)

Dec. 8, 2014

Chip-verification teams often confront one fundamental question: “How well is the verification process exercising the design?” Attempts to answer this query have led to the development of several types of coverage metrics for simulation, each producing a numerical percentage of verification completion...

Register or Sign in below to download the full article in .PDF format, including high resolution graphics and schematics when applicable.