A high-performance RISC CPU, a flexible local bus, a PCI system bus and hardware message-passing support are all attributes of the IOP 480, an I/O processor that incorporates a PowerPC core. The processor, which also features the company's PCI and I2O Data Pipe Architecture technology, is a good candidate for a wide array of PCI and CompactPCI embedded host and I/O adapter applications. The chip sports a PowerPC 32-bit RISC core with MMU, a 4-kbyte instruction cache and a 2-kbyte data cache. Performance is up to 80 MIPS at 66 MHz.
About the Author
Staff
Articles, galleries, and recent work by members of Electronic Design's editorial staff.
Sign up for our eNewsletters
Get the latest news and updates