Electronic Design
  • Resources
  • Directory
  • Webinars
  • CAD Models
  • Video
  • Blogs
  • More Publications
  • Advertise
    • Search
  • Top Stories
  • Tech Topics
  • Analog
  • Power
  • Embedded
  • Test
  • AI / ML
  • Automotive
  • Data Sheets
  • Topics
    - TechXchange Topics --- Markets --AutomotiveAutomation-- Technologies --AnalogPowerTest & MeasurementEmbedded
    Resources
    Electronic Design ResourcesTop Stories of the WeekNew ProductsKit Close-UpElectronic Design LibrarySearch Data SheetsCompany DirectoryBlogsContribute
    Members
    ContentBenefitsSubscribeDigital editions
    Advertise
    https://www.facebook.com/ElectronicDesign
    https://www.linkedin.com/groups/4210549/
    https://twitter.com/ElectronicDesgn
    https://www.youtube.com/channel/UCXKEiQ9dob20rIqTA7ONfJg
    1. News
    2. Products

    SoC Co-Verification Suite Takes The Crown For Speed

    Feb. 16, 2004
    Hardware/software co-design is one of the frontiers of leading-edge system-on-a-chip (SoC) design. Adveda's flagship Miss Univers co-verification product targets this aspect of the design process by performing combined hardware/software...
    David Maliniak

    Hardware/software co-design is one of the frontiers of leading-edge system-on-a-chip (SoC) design. Adveda's flagship Miss Univers co-verification product targets this aspect of the design process by performing combined hardware/software cycle-accurate simulations 100 times faster than competing products.

    Hardware and software co-verification methods involve connecting an instruction-set simulator (ISS) and debugger with a hardware simulator via a third tool, yielding three simulation kernels and slow execution times. Miss Univers is a unified hardware/software co-verification tool with one simulation kernel that directly steers RTL models and instruction-set simulation models. It eliminates the integration overhead that has manifested itself in awkward data exchanges and speed penalties.

    The Miss Univers hardware simulator is a cycle-based RTL simulator that can accelerate an RTL simulation up to 100 times faster than traditional event-based simulators. It can handle the fully synthesizable RTL syntax, including multiple asynchronous clocks, asynchronous resets, and tristate signals. The initial production release will support VHDL.

    The ISSs are built with proprietary technology that allows cycle-accurate instruction-set simulations over 1 Mcycle/s. An integrated development environment (IDE) includes editors for both the embedded software and RTL source code. The IDE also has robust debugging capabilities.

    Because the hardware and software simulation is truly unified in one simulation kernel, the debug functionality of both worlds can be mixed. For instance, designers can view registers from an ISS in the waveform view mixed with hardware signals. Or, they can select hardware registers and see them within the register view of the processor.

    Full production begins in March. Pricing for time-based licenses starts at $25,000. Adveda also offers the RTL simulator and ISS/IDE products separately, with RTL simulator pricing starting at $10,000.

    Adveda www.adveda.com

    See associated figure

    Continue Reading

    Design Resources Boost Embedded Development Projects

    44 Myths About Chip Verification eBook

    Sponsored Recommendations

    Designing automotive-grade camera-based mirror systems

    Dec. 2, 2023

    Design security cameras and other low-power smart cameras with AI vision processors

    Dec. 2, 2023

    Automotive 1 TOPS vision SoC with RGB-IR ISP for 1-2 cameras, driver monitoring, dashcams

    Dec. 2, 2023

    AM62A starter kit for edge AI, vision, analytics and general purpose processors

    Dec. 2, 2023

    Comments

    To join the conversation, and become an exclusive member of Electronic Design, create an account today!

    I already have an account

    New

    Super-Slim Wireless, Self-Powered “Sticker” Measures Contact Force

    Commercial-Ready Route in Texas for Driverless Trucks Planned for Late 2024

    Running Background Checks on Today’s Celebrity Scientists

    Most Read

    Design Resources Boost Embedded Development Projects

    TrustInSoft Helps Root Out Bugs to Deliver Reliable Code

    MEMS Mirrors: The Next Big Wave in MEMS Technology


    Sponsored

    Delivering 3D IC innovations faster

    TI Developer Zone - the fastest path to embedded development

    TPSI3050-Q1

    Electronic Design
    https://www.facebook.com/ElectronicDesign
    https://www.linkedin.com/groups/4210549/
    https://twitter.com/ElectronicDesgn
    https://www.youtube.com/channel/UCXKEiQ9dob20rIqTA7ONfJg
    • About Us
    • Contact Us
    • Advertise
    • Do Not Sell or Share
    • Privacy & Cookie Policy
    • Terms of Service
    © 2023 Endeavor Business Media, LLC. All rights reserved.
    Endeavor Business Media Logo