24-Bit, Two-Channel ADC Eliminates Latency

Dec. 1, 1999

The LTC2402 is a two-channel, 2.7V-to-5.5V a/d converter with an integrated oscillator, 4-ppm INL and 0.6-ppm RMS noise. The delta-sigma device uses a digital filter architecture that settles in a single cycle. This is said to eliminate the latency found in conventional delta-sigma converters and simplifies multiplexed applications. Through a single pin, the IC can be configured for better than 110 dB rejection at 50 Hz or 60 Hz ±2%, or it can be driven by an external oscillator for a user-defined rejection frequency in the range of 1 Hz to 120 Hz.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!