EDA Webcast Set For Feb. 13

Jan. 16, 2008
The webcast — Leveraging ESL Techniques To Optimize Low-Power Design — will examine what is to be gained for low-power SoC at levels of abstraction above RTL and look at how tools and methodologies are evolving to suit optimizing for power.

On Feb. 13 at 2 p.m. EST, this webcast will examine what is to be gained for low-power SoC at levels of abstraction above RTL and look at how tools and methodologies are evolving to suit optimizing for power. It will present new ESL modeling methodologies and IP ReUse concepts with which designers can efficiently build TLM SoC platforms that can accommodate accurate power assessments and substantial power optimization under real-time use cases. Sponsored by Mentor Graphics. To register, click here

About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!