Electronic Design

EDA Update: Hardware/Software Coverification Tool

Developed for FPGAs using soft-core CPUs, Aldec's CoVer hardware/software coverification tool targets embedded-system design. It combines Aldec's Active-HDL design-entry package with new CoVer technology that enables software and hardware teams to work concurrently on the same design configuration. The tool, which supports the Xilinx MicroBlaze and Altera Nios processors, costs $15,900. For details, visit www.aldec.com.

Hide comments

Comments

  • Allowed HTML tags: <em> <strong> <blockquote> <br> <p>

Plain text

  • No HTML tags allowed.
  • Web page addresses and e-mail addresses turn into links automatically.
  • Lines and paragraphs break automatically.
Publish