HDL Design Suite Gains SystemVerilog Support

Nov. 9, 2007
Today, up to 80% of new ASIC and FPGA designs reuse RTL code from previous designs, and many design teams are embracing SystemVerilog, which was built with design reuse in mind. To support the ongoing adoption of SystemVerilog, Mentor Graphics has retoole

Today, up to 80% of new ASIC and FPGA designs reuse RTL code from previous designs, and many design teams are embracing SystemVerilog, which was built with design reuse in mind. To support the ongoing adoption of SystemVerilog, Mentor Graphics has retooled its HDL Designer series of products to provide a platform for SystemVerilog design and verification.

The HDL Designer Series product accelerates RTL design reuse and optimizes design creation, synthesis, and verification processes for complex ASIC and FPGA designs. The suite covers everything from design creation through functional verification with support for VHDL, C/C++, PSL, Verilog, mixed languages, and now SystemVerilog. HDL Designer integrates with Mentor’s ASIC and FPGA flows and supports applications including: simulation, formal verification, hardware-assisted emulation, synthesis, and place-and-route environments.

One important aspect of HDL Designer as it relates to SystemVerilog is its ability to tame the complexity of an object-oriented design style, which is an attractive element of migrating to SystemVerilog. The product also has facilities for documentation for design reviews, communications between design groups, and establishing an archival system for future reuse. Within minutes, designers can create an interactive Web site to describe designs both textually and graphically for effective design development and communications.

HDL Designer supports a number of SystemVerilog features, among them support for mixed languages and dialects as well as assertions and coverage reports. The suite also provides the ability to instance IEEE Std. 1800-2005 library components with Verilog-1995-compatible port descriptions in Verilog-1995 block-diagram and/or interface-based design to create structural design.

The HDL Designer suite with SystemVerilog support is available now with pricing starting at $6900.

Mentor Graphics

www.mentor.com/hdl

Sponsored Recommendations

Board-Mount DC/DC Converters in Medical Applications

March 27, 2024
AC/DC or board-mount DC/DC converters provide power for medical devices. This article explains why isolation might be needed and which safety standards apply.

Use Rugged Multiband Antennas to Solve the Mobile Connectivity Challenge

March 27, 2024
Selecting and using antennas for mobile applications requires attention to electrical, mechanical, and environmental characteristics: TE modules can help.

Out-of-the-box Cellular and Wi-Fi connectivity with AWS IoT ExpressLink

March 27, 2024
This demo shows how to enroll LTE-M and Wi-Fi evaluation boards with AWS IoT Core, set up a Connected Health Solution as well as AWS AT commands and AWS IoT ExpressLink security...

How to Quickly Leverage Bluetooth AoA and AoD for Indoor Logistics Tracking

March 27, 2024
Real-time asset tracking is an important aspect of Industry 4.0. Various technologies are available for deploying Real-Time Location.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!