EE Product News

IP Core Library Suits Telecomm And Speech Apps

Equipped with a comprehensive set of powerful and flexible digital signal processing functions, firm's IP library contain complex, fully functional and fully implemented signal processing functions, such as speech synthesis, speech and image compression. Because the algorithms and the cores have been designed interactively, using firm's Algorithm-to-Silicon design methodology, they are said to be well optimized for silicon, performance and power consumption. The cores are fully tested and debugged and can be delivered in virtually any formation, for any implementation. These include synthesizable VHDL or Verilog HDL, various netlist formats, and hard macro blocks for both FPGAs and ASICs.

Hide comments


  • Allowed HTML tags: <em> <strong> <blockquote> <br> <p>

Plain text

  • No HTML tags allowed.
  • Web page addresses and e-mail addresses turn into links automatically.
  • Lines and paragraphs break automatically.