Physical Verification Tool Runs From Inside Layout Packages

July 23, 2001
Enabling designers to perform block and cell physical verification from within layout environments such as Cadence's Virtuoso is Mentor Graphics' Calibre Interactive. This latest version in a continuing series of upgrades to the popular physical...

Enabling designers to perform block and cell physical verification from within layout environments such as Cadence's Virtuoso is Mentor Graphics' Calibre Interactive. This latest version in a continuing series of upgrades to the popular physical verification environment gives Virtuoso users the same integrated cell, block, and full-chip verification environment that Mentor's IC Station tool users have had available to them.

Accessible directly from the layout environment, Calibre Interactive gives block/cell designers interactive access to design-rule checking and layout-versus-schematic checking. It also allows graphical debugging of verification results without leaving the layout environment. All three of these capabilities are invoked through a GUI that's called directly from the layout tool's pull-down menus.

With system-on-a-chip (SoC) design becoming more pervasive, most new designs incorporate a variety of full-custom, place and route, analog, memory, and mixed-signal design on a single chip. The Calibre tool set is independent of design style, enabling it to provide efficient design verification for any design without user intervention to optimize the rule file.

Calibre Interactive is fully compatible with the previous versions of Calibre, so Calibre users can employ existing in-ventories of full-chip rule files for block/cell verification. Designers also can use an extensive set of Calibre rules provided by Mentor Graphics' foundry partners, including Chartered Semiconductor Manufacturing, IBM, TSMC, and UMC.

Calibre Interactive is available now, starting at $80,000. Contact Mentor Graphics sales offices for demonstrations.

Mentor Graphics Corp., 8005 S.W. Boeckman Rd., Wilsonville, OR 97070; (503) 685-7000; www.mentor.com/dsm.

Sponsored Recommendations

Design AI / ML Applications the Easy Way

March 29, 2024
The AI engineering team provides an overview and project examples of the complete reference solutions based on RA MCUs that are designed for easy integration of AI/ML technology...

Ultra-low Power 48 MHz MCU with Renesas RISC-V CPU Core

March 29, 2024
The industrys first general purpose 32-bit RISC-V MCUs are built with an internally developed CPU core and let embedded system designers develop a wide range of power-conscious...

Asset Management Recognition Demo AI / ML Kit

March 29, 2024
See how to use the scalable Renesas AI Kits to evaluate and test the application examples and develop your own solutions using Reality AI Tools or other available ecosystem and...

RISC-V Unleashes Your Imagination

March 29, 2024
Learn how the R9A02G021 general-purpose MCU with a RISC-V CPU core is designed to address a broad spectrum of energy-efficient, mixed-signal applications.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!