Read Channel Chip Claims Speed Record

Aug. 1, 1999

The SP4140 500-Mbit/s read channel chip is claimed to be the fastest, most capable such device available. The CMOS IC lets designers choose between advanced 48/51 and 48/52 codes to increase areal density- the two codes are designed to deliver maximum performance over a range of data conditions with minimum error propagation. And an improved, more efficient Grey code detection system in the servo demodulator of the channel allows designers to shorten the servo burst and ID fields in the embedded servo wedges to increase usable storage by reducing servo overhead. A post processor is provided to deliver the signal processing power needed to reduce bit error rate (BER) at a given signal-to-noise ratio (SNR) or to significantly improve the SNR of the design at a given BER.

Sponsored Recommendations

Design AI / ML Applications the Easy Way

March 29, 2024
The AI engineering team provides an overview and project examples of the complete reference solutions based on RA MCUs that are designed for easy integration of AI/ML technology...

Ultra-low Power 48 MHz MCU with Renesas RISC-V CPU Core

March 29, 2024
The industrys first general purpose 32-bit RISC-V MCUs are built with an internally developed CPU core and let embedded system designers develop a wide range of power-conscious...

Asset Management Recognition Demo AI / ML Kit

March 29, 2024
See how to use the scalable Renesas AI Kits to evaluate and test the application examples and develop your own solutions using Reality AI Tools or other available ecosystem and...

RISC-V Unleashes Your Imagination

March 29, 2024
Learn how the R9A02G021 general-purpose MCU with a RISC-V CPU core is designed to address a broad spectrum of energy-efficient, mixed-signal applications.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!