Software Merges Design And Verification Tasks For ICs And IPs

Dec. 1, 1998

Developed to merge design and verification tasks for integrated circuits and semiconductor intellectual properties (IPs), SureSolve is an automatic functional verification package that generates Register Transfer Level (RTL) testbenches for earlier testing and verification of small blocks, as well as integrated system designs.The program is tightly integrated with firm's SureCov, a comprehensive coverage analysis software, to ensure a design is fully tested and verified. Together, the tools enable verification to start as soon as designers are coding at the RTL and automate recurring cycles in the design flow without changing the existing environment.SureSolve analyzes the flow of control and data through a Verilog RTL design and automatically builds a set of functional tests to completely exercise the design.

Sponsored Recommendations

Highly Integrated 20A Digital Power Module for High Current Applications

March 20, 2024
Renesas latest power module delivers the highest efficiency (up to 94% peak) and fast time-to-market solution in an extremely small footprint. The RRM12120 is ideal for space...

Empowering Innovation: Your Power Partner for Tomorrow's Challenges

March 20, 2024
Discover how innovation, quality, and reliability are embedded into every aspect of Renesas' power products.

Article: Meeting the challenges of power conversion in e-bikes

March 18, 2024
Managing electrical noise in a compact and lightweight vehicle is a perpetual obstacle

Power modules provide high-efficiency conversion between 400V and 800V systems for electric vehicles

March 18, 2024
Porsche, Hyundai and GMC all are converting 400 – 800V today in very different ways. Learn more about how power modules stack up to these discrete designs.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!