Suite Automates Hardware, Software, And System-Level Verification

Dec. 15, 2006
In the electronic-system-level (ESL) realm, designers often can get a jumpstart on architectural definition and/or hardware/software co-design and verification. Yet the effort expended at these higher levels of abstraction is disconnected from the rest o

In the electronic-system-level (ESL) realm, designers often can get a jumpstart on architectural definition and/or hardware/software co-design and verification. Yet the effort expended at these higher levels of abstraction is disconnected from the rest of the process.

Cadence s answer is to bring its plan-to-closure verification methodology to the ESL domain. Through a combination of hardware and software tools, Cadence plans to extend the traditional ESL approaches used at high abstraction levels to the rest of the enterprise. The plan-to-closure approach takes an enterprise-wide view of verification, accounting for the requirements of the various groups involved in the implementation process.

The ESL verification package encompasses three key components (see the figure). It delivers constrained-random and coverage-driven techniques to automate the generation of system scenarios. These scenarios expose functional bugs through combinations of software, hardware, and system-level interface transactions.

The methodology encompasses plan-and metric-driven verification management, extending those capabilities to embedded software and system-level efforts. All system-wide verification activities are tracked, analyzed, and compared against a predetermined verification plan to generate metrics.

Also part of the overall methodology is support for the Incisive Palladium III hardware emulator/accelerator. The system provides up to 2-MHz performance. Palladium III comes with a high-speed transaction interface to the Incisive Enterprise simulator. This environment also can be linked with a native, mixed-language, high-speed transaction interface to a SystemC model with speeds ranging from tens of kilohertz to the megahertz range.

For pricing and availability of the various elements of the ESL verification methodology, contact Cadence directly.

Cadence Design Systems
www.cadence.com

Sponsored Recommendations

Highly Integrated 20A Digital Power Module for High Current Applications

March 20, 2024
Renesas latest power module delivers the highest efficiency (up to 94% peak) and fast time-to-market solution in an extremely small footprint. The RRM12120 is ideal for space...

Empowering Innovation: Your Power Partner for Tomorrow's Challenges

March 20, 2024
Discover how innovation, quality, and reliability are embedded into every aspect of Renesas' power products.

Article: Meeting the challenges of power conversion in e-bikes

March 18, 2024
Managing electrical noise in a compact and lightweight vehicle is a perpetual obstacle

Power modules provide high-efficiency conversion between 400V and 800V systems for electric vehicles

March 18, 2024
Porsche, Hyundai and GMC all are converting 400 – 800V today in very different ways. Learn more about how power modules stack up to these discrete designs.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!