SystemC Converges For Design

June 1, 2003
The importance of system-level design was one of the recurring themes at this year's DAC. Many people see the SystemC language as the way to achieve high-level hardware and software design parity. To support this goal, CoWare announced the...

The importance of system-level design was one of the recurring themes at this year's DAC. Many people see the SystemC language as the way to achieve high-level hardware and software design parity. To support this goal, CoWare announced the ConvergenSC SystemC product family. Pronounced "convergency," ConvergenSC uses a common infrastructure for both design and verification. It is built expressly for SystemC to integrate the multi-disciplinary requirements of system-on-a-chip (SoC) designs. Now, system architects, platform and intellectual-property (IP) developers, and system integrators have a SystemC-based environment to create optimal, differentiated SoC designs.

The first product to be announced in the ConvergenSC family is System Designer. It enables the convergence of system architecture design and verification. System Designer shaves development time by providing high-speed simulation, architecture analysis, and design implementation on a single SystemC-based infrastructure. Its capabilities include:

  • The creation of SystemC Transactional Prototype models for SoCs containing multiple processors, complex buses, memories, custom logic, and software
  • Simulation performance using an all-new, fully compliant, SystemC simulation architecture that runs up to five times faster than the Open SystemC Initiative (OSCI) SystemC reference simulator
  • Unique analysis capabilities for creating optimal design architectures, including Bus Views showing occupancy, transactions, and contention; Memory Views showing cache hits and misses; and Embedded Processor Views showing processor utilization for software tasks or functions

CoWare's ConvergenSC System Designer product and a standalone version of the high-performance SystemC simulator, called ConvergenSC System Verifier, are available now. Both run on Sun Solaris and Linux operating systems. ConvergenSC System Designer starts at $105,000 U.S. for a three-year license. Current CoWare N2C System Designer customers may upgrade to ConvergenSC System Designer at no charge.

CoWare, Inc. 2121 N. First St., San Jose, CA 95131; (408) 436-4720, www.coware.com.

Sponsored Recommendations

Design AI / ML Applications the Easy Way

March 29, 2024
The AI engineering team provides an overview and project examples of the complete reference solutions based on RA MCUs that are designed for easy integration of AI/ML technology...

Ultra-low Power 48 MHz MCU with Renesas RISC-V CPU Core

March 29, 2024
The industrys first general purpose 32-bit RISC-V MCUs are built with an internally developed CPU core and let embedded system designers develop a wide range of power-conscious...

Asset Management Recognition Demo AI / ML Kit

March 29, 2024
See how to use the scalable Renesas AI Kits to evaluate and test the application examples and develop your own solutions using Reality AI Tools or other available ecosystem and...

RISC-V Unleashes Your Imagination

March 29, 2024
Learn how the R9A02G021 general-purpose MCU with a RISC-V CPU core is designed to address a broad spectrum of energy-efficient, mixed-signal applications.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!