Verification Closure Tool Watches Over Assertions

July 21, 2005
While assertions and assertion-based verification (ABV) help solve many problems, they also spawn new challenges. How do you write them? Did they cover the entire design? And when is verification complete? TransEDA's Assertain is billed as a "ver

While assertions and assertion-based verification (ABV) help solve many problems, they also spawn new challenges. How do you write them? Did they cover the entire design? And when is verification complete?

TransEDA's Assertain is billed as a "verification closure-management tool." But it's also a way to derive metrics that can tell users when their verification process is truly complete. Assertain monitors, measures, and manages the verification process in one integrated environment. It brings together rule, protocol, and assertion checking; code and assertion coverage; design and assertion coverability analysis; and test grading and optimization, which is linked to specification coverage.

The tool, which fits seamlessly into established verification flows, uses comprehensive assertion-coverage metrics such as structural, step, and variable coverage. Cross-linked results from assertion coverage and code coverage are combined in a unified database that provides a clear view of verification progress.

In addition, TransEDA's formal engine augments the tool's integrated rule-checking engine with formal verification of design-consistency rules, such as bus contention and high-impedance conditions, finite-state-machine deadlock and livelock, array out-of-bounds, and others.

Available on Solaris and Linux platforms, Assertain starts from $30,000 for a perpetual license.

TransEDA www.transeda.com

Sponsored Recommendations

Design AI / ML Applications the Easy Way

March 29, 2024
The AI engineering team provides an overview and project examples of the complete reference solutions based on RA MCUs that are designed for easy integration of AI/ML technology...

Ultra-low Power 48 MHz MCU with Renesas RISC-V CPU Core

March 29, 2024
The industrys first general purpose 32-bit RISC-V MCUs are built with an internally developed CPU core and let embedded system designers develop a wide range of power-conscious...

Asset Management Recognition Demo AI / ML Kit

March 29, 2024
See how to use the scalable Renesas AI Kits to evaluate and test the application examples and develop your own solutions using Reality AI Tools or other available ecosystem and...

RISC-V Unleashes Your Imagination

March 29, 2024
Learn how the R9A02G021 general-purpose MCU with a RISC-V CPU core is designed to address a broad spectrum of energy-efficient, mixed-signal applications.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!