EE Product News

Tool Generates DRAM Controller Cores

The Databahn memory subsystem generator is an online tool that automatically generates memory controller cores for new DRAM technologies. The application also automatically produces C-level verification support for the memory controller and associated components.
A unique feature is claimed to be the application's ability to generate C models for high-level architectural analysis and verification. These models are used for functional verification, where they are integrated to all leading EDA tools including VHDL and Verilog simulators, test-bench generators, hardware/software co-verification, and system-level design tools. Databahn has a base price of $150,000 and includes a one-year subscription for memory controller specifications and model support.


Product URL: Click here for more information

Hide comments


  • Allowed HTML tags: <em> <strong> <blockquote> <br> <p>

Plain text

  • No HTML tags allowed.
  • Web page addresses and e-mail addresses turn into links automatically.
  • Lines and paragraphs break automatically.