Software helps debug protocol timing violations using logic analyzer

Aug. 19, 2015

Santa Rosa, CA. Keysight Technologies, Inc. today announced a new software package for use with Keysight logic analyzers, the B4661A memory analysis software. The Keysight B4661A memory analysis software offers a functional-level compliance violation testing capability across DDR4 and LPDDR4 speed changes.

The new B4661A memory analysis software has a performance analysis option that provides powerful new trace overview and navigation features. The memory analysis software also offers DDR and LPDDR decoder options. With this software and a Keysight logic analyzer, digital designers can monitor DDR3/4 or LPDDR2/3/4 systems to identify elusive violations in protocol or bus-level timing.

“Our customers who work with computer and embedded memory systems have asked for compliance tools that track compliance violations across speed changes and provide enhanced overviews of system performance,” said Dave Cipriani, vice president and general manager of Keysight’s Oscilloscope and Protocol Division. “With the new memory analysis software, customers can quickly identify design problems, allowing them to get products into the marketplace faster.”

The memory analysis software includes four options:

  • DDR decoder with physical address trigger tool
  • LPDDR decoder
  • DDR and LPDDR compliance violation analysis
  • DDR3/4 and LPDDR2/3/4 performance analysis

The DDR decoder covers DDR/2/3/4 and provides protocol decoding of memory transactions using a Keysight logic analyzer. The protocol-decoding software translates acquired signals into easily-understood colorized bus transactions showing associated data bursts for double-edge data rate captures. The Keysight U4154B logic analyzer is already proven to capture DDR4 at 3.3 Gbps using the FS2510AB DDR4 DIMM interposer from a Keysight channel partner, FuturePlus Systems. The logic analyzer solution is ready to capture higher data rates when DDR4 standards incorporate higher data rates.

Using the LPDDR decoder, engineers can decode valid read and write commands to include row and column addresses and the complete data burst associated with the command. Keysight U4154B logic analyzers are proven to capture LPDDR4 at 3.2-Gb/s data rates.

Using the DDR3/4 and LPDDR2/3/4 performance analysis tool, navigation to problem areas is simplified with a powerful new traffic overview that presents the logic analyzer trace capture at a high level with user-selected filtering.

Keysight is showcasing its new memory analysis software for computer and embedded DDR3/4 and LPDDR2/3/4 memory applications and new data import tool at the Intel Developer Forum (IDF2015, San Francisco, through August 21, and at MemCon, Santa Clara, on October 13.

www.keysight.com/find/B4661A

Sponsored Recommendations

TTI Transportation Resource Center

April 8, 2024
From sensors to vehicle electrification, from design to production, on-board and off-board a TTI Transportation Specialist will help you keep moving into the future. TTI has been...

Cornell Dubilier: Push EV Charging to Higher Productivity and Lower Recharge Times

April 8, 2024
Optimized for high efficiency power inverter/converter level 3 EV charging systems, CDE capacitors offer high capacitance values, low inductance (< 5 nH), high ripple current ...

TTI Hybrid & Electric Vehicles Line Card

April 8, 2024
Components for Infrastructure, Connectivity and On-board Systems TTI stocks the premier electrical components that hybrid and electric vehicle manufacturers and suppliers need...

Bourns: Automotive-Grade Components for the Rough Road Ahead

April 8, 2024
The electronics needed for transportation today is getting increasingly more demanding and sophisticated, requiring not only high quality components but those that interface well...

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!