Electronic Design
  • Resources
  • Directory
  • Webinars
  • CAD Models
  • Video
  • Blogs
  • More Publications
  • Advertise
    • Search
  • Top Stories
  • Tech Topics
  • Analog
  • Power
  • Embedded
  • Test
  • AI / ML
  • Automotive
  • Data Sheets
  • Topics
    - TechXchange Topics --- Markets --AutomotiveAutomation-- Technologies --AnalogPowerTest & MeasurementEmbedded
    Resources
    Electronic Design ResourcesTop Stories of the WeekNew ProductsKit Close-UpElectronic Design LibrarySearch Data SheetsCompany DirectoryBlogsContribute
    Members
    ContentBenefitsSubscribeDigital editions
    Advertise
    https://www.facebook.com/ElectronicDesign
    https://www.linkedin.com/groups/4210549/
    https://twitter.com/ElectronicDesgn
    https://www.youtube.com/channel/UCXKEiQ9dob20rIqTA7ONfJg
    1. Markets
    2. Automotive

    National Semiconductor's LVDS buffer features low jitter, ESD protection

    March 30, 2006
    National Semiconductor Corporation has introduced the DS90LV804, a four-channel LVDS buffer that operates from zero to 800Mb/s and features 30 psec total typical jitter and 15kV ESD protection for isolation of FPGAs, ASICs and other onboard components.

    National Semiconductor Corporation has introduced the DS90LV804, a four-channel LVDS buffer that operates from zero to 800 Mb/s and features 30 psec total typical jitter and 15 kV ESD protection for isolation of FPGAs, ASICs and other onboard components. The device is designed to deliver clean LVDS signals across cables and backplanes in automotive and other applications.

    The DS90LV804 drives up to four LVDS clock and/or data channels. Its differential input range interfaces to LVDS, low-voltage positive emitter-coupled logic (LVPECL) or current-mode logic (CML) input levels, and its output levels are fully LVDS compliant. With internal input and output or source termination resistors to guarantee low return loss during data transmission, as well as to reduce parts count, the device can serve as a signal integrity driver for clock and data signals. Its quad configuration has matched output drivers for 50 psec typical minimal channel-to-channel skew. On-board terminations reduce jitter by terminating the signal path at the transmit output and at the receiver input.

    The DS90LV804 is available in a 32-pin LLP package that measures 5 x 5 x 0.80 mm.

    Continue Reading

    Boost Time Synchronization Accuracy with the PCIe PTM Protocol

    Electronic Design eBook: Focus on Timing

    Sponsored Recommendations

    CoolSiC™ Products

    Nov. 17, 2023

    Modular systems with high performance and high application efficiency

    Nov. 17, 2023

    The Infineon Podcast4Engineers

    Nov. 17, 2023

    Depth Sensors Visualize Volumes

    Nov. 1, 2023

    Comments

    To join the conversation, and become an exclusive member of Electronic Design, create an account today!

    I already have an account

    New

    Eliminate Resistive Cabin Heating in Electric Vehicles

    “Incredible Animal Journeys”: How Did NatGeo Track and Film Those Migrations?

    Renesas Reveals Automotive Processor Roadmap

    Most Read


    Sponsored

    8MS8 Series Multi-Channel I/O Twin Axial Cable Assemblies

    Why and How to Use the Serial Peripheral Interface to Simplify Connections Between Multiple Devices

    Quickly Create Low-Jitter, High-Frequency Clocks Using a Translation Loop Module

    Electronic Design
    https://www.facebook.com/ElectronicDesign
    https://www.linkedin.com/groups/4210549/
    https://twitter.com/ElectronicDesgn
    https://www.youtube.com/channel/UCXKEiQ9dob20rIqTA7ONfJg
    • About Us
    • Contact Us
    • Advertise
    • Do Not Sell or Share
    • Privacy & Cookie Policy
    • Terms of Service
    © 2023 Endeavor Business Media, LLC. All rights reserved.
    Endeavor Business Media Logo