Clock ICs Keep 100-MHz Designs On Track

July 1, 1999
Designed to address space and power constraints for mobile Pentium II systems using Intel's 400BX mobile chipset, the PI6C103 (66 MHz) and PI6C105 (100 MHz) are low-power, PLL-based clock generators while the PI6C185 is a low-skew, 100-MHz SDRAM clock

Designed to address space and power constraints for mobile Pentium II systems using Intel's 400BX mobile chipset, the PI6C103 (66 MHz) and PI6C105 (100 MHz) are low-power, PLL-based clock generators while the PI6C185 is a low-skew, 100-MHz SDRAM clock buffer. All use spread-spectrum EMI reduction techniques to spread energy over a frequency rather than concentrating on a single frequency to reduce the peaking of the fundamental frequency and its derivative. They have PCI STOP, CPU STOP and PWRDWN input pins to let designers disable all or part of the clock.

Company: PERICOM SEMICONDUCTOR CORP.

Product URL: Click here for more information

About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!