Claiming to be the industry's most advanced simulation acceleration and in-circuit emulation system, the Palladium combines a scalable simulation and emulation hardware architecture with an integrated software environment. The system provides a wide range of verification options such as integration into existing testbench environments. Simulation acceleration options include accelerated co-simulation with C++ and behavioral testbenches.Additional features include a high-performance, transaction-based co-simulation interface, a high-speed compiler with compile times of four million or more ASIC gates per hour, and what is said to be an easy-to-use software environment. The Palladium will be available in the fourth quarter of 2001. QUICKTURN, San Jose, CA. (408) 914-6000.
About the Author
Staff
Articles, galleries, and recent work by members of Electronic Design's editorial staff.
Voice Your Opinion!
To join the conversation, and become an exclusive member of Electronic Design, create an account today!

Leaders relevant to this article: