Archive Eepn Com Cluster Common Eepn Images Articles 20877
Archive Eepn Com Cluster Common Eepn Images Articles 20877
Archive Eepn Com Cluster Common Eepn Images Articles 20877
Archive Eepn Com Cluster Common Eepn Images Articles 20877
Archive Eepn Com Cluster Common Eepn Images Articles 20877

CMOS Read/Write Channel IC Supports 500 Mbps Data Rates

June 1, 2000

Data rates over 500 Mbps are supported with the L6361, a fully functional CMOS read/write channel IC. The chip integrates a partial-response-maximum- likelihood (PRML) read-channel path based on an advanced 16-state Viterbi detector and coding scheme to enhance signal-to-noise performance. For hard disk manufacturers, this translates into the possiblity of storing more data on a single platter and increasing production yields. Other features integrated into the chip are a proprietary interpolating timing recovery scheme and 8th-order low pass filter. In lab tests, the chip achieved a top speed of 650 Mbps, it's claimed. Pricing for the device is $6.00 each/150,000.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!