SystemC Closes The C-To-RTL Gap

Feb. 22, 2007
With a new version 2.1 and its emphasis on transaction-level modeling, SystemC is finding its role as the glue that binds architectural analysis and the RTL implementation world.

When the SystemC language appeared on the scene as a new open-source language in 1999, it caused considerable confusion among designers. What is this SystemC thing? Is it a hardware design language? It can’t be if it’s based on C++, can it? Is it a behavioral-level language, then? If it is, why is it so RTL-like? Does it replace Verilog and VHDL? Just what is it for, anyway?

Five years later, all of these questions have been answered. Not only is SystemC here to stay, but it’s found its sweet spot in SoC design methodologies. Initially embraced by adventurous system architects in Europe and Japan, it’s now seeing broader use in North America as well. Successful designs using SystemC are rampant as many organizations incorporate the language into their methodologies.

Click here to see a PDF of the full article.

About the Author

David Maliniak | MWRF Executive Editor

In his long career in the B2B electronics-industry media, David Maliniak has held editorial roles as both generalist and specialist. As Components Editor and, later, as Editor in Chief of EE Product News, David gained breadth of experience in covering the industry at large. In serving as EDA/Test and Measurement Technology Editor at Electronic Design, he developed deep insight into those complex areas of technology. Most recently, David worked in technical marketing communications at Teledyne LeCroy. David earned a B.A. in journalism at New York University.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!