Magma Rolls Full-Chip, Mixed-Signal Design/Verification Suite

March 4, 2008
With the release of its Titan full-chip mixed-signal design, analysis and verification platform, Magma Design Automation serves notice that it’s chasing a piece of the analog/mixed-signal market. Because Titan is based on Magma’s unified data model, it wo

With the release of its Titan full-chip mixed-signal design, analysis and verification platform, Magma Design Automation serves notice that it’s chasing a piece of the analog/mixed-signal market. Because Titan is based on Magma’s unified data model, it works seamlessly with Magma’s Talus digital IC implementation, FineSim Pro circuit simulation, Quartz DRC and Quartz LVS physical verification products and transistor-level extraction. As a result, analog and digital design teams are no longer isolated and can have clear visibility into their counterparts’ design space.

Today, analog design flows and teams are isolated from the digital world. Analog ICs are still largely full-custom and are painstakingly crafted by hand. In addition to being time-consuming and prone to error, this transistor-level design style does not allow an existing design to be easily transferred to a new foundry or process/technology node. Instead, the migration of such a design effectively requires the circuit to be re-implemented from the ground up. With Titan, analog designers will still apply their expertise in defining the first circuit topology, but porting to new nodes will be significantly easier.

In traditional flows, chip finishing—the point at which the digital and analog blocks of a design are placed and routed together—is a manual, time-consuming task. Titan Chip Finishing, the first product to be released on this platform, provides complete and automated chip finishing capabilities. The system integrates mixed-signal layout with the Talus place-and-route capabilities. It automates analog and special net routing through an efficient constraints-based approach and makes all mixed-signal layout changes immediately available for physical and timing verification sign-off analysis through a live interface with Talus, Quartz DRC, and Quartz LVS. Titan Chip Finishing can implement late engineering change orders (ECOs) that affect both analog and standard-cell components without significantly delaying the schedule.

Titan offers an integrated simulation environment using Magma’s FineSim simulator, along with links to parasitic extraction. When coupled with schematic driven layout, analog circuit optimization, and analog placement-and-routing, Titan provides a level of efficiency in the analog design domain that is similar to that of the digital domain. For true mixed-signal design, the FineSim interface also allows for full-chip circuit simulation, offering Spice-level accuracy for the analog and digital portions of the design. This ensures that the analog/digital interfaces are well simulated and verified before committing the chip to silicon.

Titan Chip Finishing is available now. Contact Magma directly for pricing information.

Magma Design Automation
www.magma-da.com

About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!