System-On-Chip Verification Is Taken To Transistor Level

Sept. 1, 1999
The Affirma accelerated transistor-level simulator is a key to enabling verification of systems-on-a-chip and other large, digital-centric, mixed-signal designs. The tool is said to provide a proven architecture for timing and power analysis of

The Affirma accelerated transistor-level simulator is a key to enabling verification of systems-on-a-chip and other large, digital-centric, mixed-signal designs. The tool is said to provide a proven architecture for timing and power analysis of transistor-level mixed-signal designs. The simulator combines the high speed of a digital MOS timing algorithm for Fast-MOS simulation with the accuracy of a traditional, Spice-like analog algorithm to concurrently simulate the analog and digital portions of a mixed-signal IC at the transistor level. The combination allows the use of a single engine to simulate large, complex designs, such as SOCs, large ASICs with embedded analog circuitry, structured custom designs, and more.

Company: CADENCE DESIGN SYSTEMS INC.

Product URL: Click here for more information

About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!