CPLD Family Has Full PLA For Greater Flexibility

Nov. 1, 1999

Superior clocking options, a full PLA and the firm's Fast Zero Power technology are all inherent in its new generation of XPLA3 CoolRunner CPLD devices. The first family member, the PZX3256 is a 256-macrocell device and is followed by 192, 128 and 64-macrocell devices. The XPLA3 architecture consists of multiple logic blocks interconnected by a single level ZIA. Each logic block contains a full 36 x 48 PLA, enabling the macrocell to use only the product terms it needs. Design changes can be made by simply allocating more PLA product terms to the macrocell in need. The XPLA3 family incorporates PCI-compatible I/Os, has a 3.3V power supply with 5V tolerant I/Os and operates from 2.7V to 3.6V. Software support is available from third parties and from the firm directly.

Sponsored Recommendations

Design AI / ML Applications the Easy Way

March 29, 2024
The AI engineering team provides an overview and project examples of the complete reference solutions based on RA MCUs that are designed for easy integration of AI/ML technology...

Ultra-low Power 48 MHz MCU with Renesas RISC-V CPU Core

March 29, 2024
The industrys first general purpose 32-bit RISC-V MCUs are built with an internally developed CPU core and let embedded system designers develop a wide range of power-conscious...

Asset Management Recognition Demo AI / ML Kit

March 29, 2024
See how to use the scalable Renesas AI Kits to evaluate and test the application examples and develop your own solutions using Reality AI Tools or other available ecosystem and...

RISC-V Unleashes Your Imagination

March 29, 2024
Learn how the R9A02G021 general-purpose MCU with a RISC-V CPU core is designed to address a broad spectrum of energy-efficient, mixed-signal applications.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!