Ultra-High-Density Cell Library Shrinks Area, Power Usage

Aug. 4, 2003
Through use of an ultra-high-density standard-cell library added to the ASAP Logic family, designers can achieve up to 30% improvements in logic-block area usage while typically consuming up to 20% less power than conventional architectures. The...

Through use of an ultra-high-density standard-cell library added to the ASAP Logic family, designers can achieve up to 30% improvements in logic-block area usage while typically consuming up to 20% less power than conventional architectures. The smaller, more routable cells leverage lower device capacitance and shorter wire lengths to achieve the power-consumption gains. Prices start at $25,000.

Virage Logic Corp.www.viragelogic.com

Sponsored Recommendations

TTI Transportation Resource Center

April 8, 2024
From sensors to vehicle electrification, from design to production, on-board and off-board a TTI Transportation Specialist will help you keep moving into the future. TTI has been...

Cornell Dubilier: Push EV Charging to Higher Productivity and Lower Recharge Times

April 8, 2024
Optimized for high efficiency power inverter/converter level 3 EV charging systems, CDE capacitors offer high capacitance values, low inductance (< 5 nH), high ripple current ...

TTI Hybrid & Electric Vehicles Line Card

April 8, 2024
Components for Infrastructure, Connectivity and On-board Systems TTI stocks the premier electrical components that hybrid and electric vehicle manufacturers and suppliers need...

Bourns: Automotive-Grade Components for the Rough Road Ahead

April 8, 2024
The electronics needed for transportation today is getting increasingly more demanding and sophisticated, requiring not only high quality components but those that interface well...

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!