Zero-Delay Buffers Suit Virtually All Systems

Feb. 1, 2000

Offered as the most complete family of zero-delay buffers, the Z9xxx family includes 11 devices that can be used to eliminate clock propagation delays and reduce noise in virtually all electronic systems. The devices offer a pin-to-pin output skew of less than 200 ps and jitter of less than 200 ps.The family operates on 3.3V and can handle frequencies up to 150 MHz. Each chip contains a phase-locked loop and uses a bank architecture on its outputs that allows groups of outputs to be programmed with higher or lower frequencies than the master clock.

Sponsored Recommendations

Design AI / ML Applications the Easy Way

March 29, 2024
The AI engineering team provides an overview and project examples of the complete reference solutions based on RA MCUs that are designed for easy integration of AI/ML technology...

Ultra-low Power 48 MHz MCU with Renesas RISC-V CPU Core

March 29, 2024
The industrys first general purpose 32-bit RISC-V MCUs are built with an internally developed CPU core and let embedded system designers develop a wide range of power-conscious...

Asset Management Recognition Demo AI / ML Kit

March 29, 2024
See how to use the scalable Renesas AI Kits to evaluate and test the application examples and develop your own solutions using Reality AI Tools or other available ecosystem and...

RISC-V Unleashes Your Imagination

March 29, 2024
Learn how the R9A02G021 general-purpose MCU with a RISC-V CPU core is designed to address a broad spectrum of energy-efficient, mixed-signal applications.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!