Machine Learning at the Edge: Using High-Level Synthesis to Optimize Power and Performance
March 3, 2020
Create new power and memory efficient hardware architectures to meet next-generation machine learning hardware demands.
Sponsored by Mentor, a Siemens Business
Moving machine learning to the edge has critical requirements on power and performance. Using off-the-shelf solutions is not practical. CPUs are too slow, GPUs/TPUs are expensive and consume too much power, and even generic machine learning accelerators can be overbuilt and are not optimal for power. In this paper, learn about creating new power/memory efficient hardware architectures to meet next-generation machine learning hardware demands at the edge.
Need ultra-low power and high security in one chip? The STM32U3 series delivers 7x better battery life and built-in cryptography—perfect for industrial, medical, and consumer ...
Looking to boost efficiency and cut system size? STPOWER SiC MOSFETs deliver ultra-low losses, high-temperature operation, and outstanding reliability—ideal for EVs, renewable...
In this video learn about all things USB, including the physical USB connector standards, the ever-changing communication and power delivery standards, and more.
