Machine Learning at the Edge: Using High-Level Synthesis to Optimize Power and Performance
March 3, 2020
Create new power and memory efficient hardware architectures to meet next-generation machine learning hardware demands.
Sponsored by Mentor, a Siemens Business
Moving machine learning to the edge has critical requirements on power and performance. Using off-the-shelf solutions is not practical. CPUs are too slow, GPUs/TPUs are expensive and consume too much power, and even generic machine learning accelerators can be overbuilt and are not optimal for power. In this paper, learn about creating new power/memory efficient hardware architectures to meet next-generation machine learning hardware demands at the edge.
Switches are an integral part of our daily lives, offering both variety and ubiquity. They come in countless forms, from tiny buttons to massive controls, and encompass a spectrum...
Unlock the full potential of your system with sensor fusion powered by AI and ML. This article explores scalable solutions—from discrete sensor setups to integrated, self-training...
Samtec's line card features six solution blocks for interconnectivity, including rugged board-to-board connectors for harsh environments and high-speed silicon-to-silicon solutions...
We take a look at the ADMT4000 Evaluation Board from Analog Devices. It showcases the ADMT4000 magnetic turn counter sensor that can count rotations without power, simplifying...
