Machine Learning at the Edge: Using High-Level Synthesis to Optimize Power and Performance
March 3, 2020
Create new power and memory efficient hardware architectures to meet next-generation machine learning hardware demands.
Sponsored by Mentor, a Siemens Business
Moving machine learning to the edge has critical requirements on power and performance. Using off-the-shelf solutions is not practical. CPUs are too slow, GPUs/TPUs are expensive and consume too much power, and even generic machine learning accelerators can be overbuilt and are not optimal for power. In this paper, learn about creating new power/memory efficient hardware architectures to meet next-generation machine learning hardware demands at the edge.
In-vehicle networks (IVNs) allow microcontrollers and engine control units (ECUs) to communicate with sensors, actuators, indicators, displays, and each other. One of the classic...
Using the STEVAL-ASTRA1B development kit, designers can quickly implement asset tracking applications for multiple wireless interfaces with minimal coding.
Integrating USB Type-C connectors into designs requires developers pay careful attention to proper connector options and recommended layout guidelines.
