Case Study: Renesas Solves High-Level Verification Challenges Using Formal Equivalence Checking
March 3, 2020
Why they determined this is a must-have application, and how it improved their verification quality and efficiency.
Sponsored by Mentor, a Siemens Business
A team at Renesas Electronics Corporation found that they were significantly reducing the time advantages of their High-Level Synthesis flow due to bugs in their SystemC code and equivalence problems due to design changes. It was taking too much time to find and debug these issues and some bugs were slipping into the generated RTL. Read how they were able to solve these challenges and improve their verification quality and efficiency by reading this white paper.
Slide switches offer a compact, reliable way to control circuits with a simple sliding motion—ideal for low-power, space-constrained applications. This technical overview breaks...
With decades of proven performance in space applications, Infineon’s HiRel components set the standard for reliability in extreme environments. Explore our extensive space heritage...
This video delves into the basics of ultrasonic sensors, including how they work, understanding beam angles, a comparison of strengths and limitations, and more.
