Case Study: Renesas Solves High-Level Verification Challenges Using Formal Equivalence Checking
March 3, 2020
Why they determined this is a must-have application, and how it improved their verification quality and efficiency.
Sponsored by Mentor, a Siemens Business
A team at Renesas Electronics Corporation found that they were significantly reducing the time advantages of their High-Level Synthesis flow due to bugs in their SystemC code and equivalence problems due to design changes. It was taking too much time to find and debug these issues and some bugs were slipping into the generated RTL. Read how they were able to solve these challenges and improve their verification quality and efficiency by reading this white paper.
Unlock the potential of private 5G networks in electronics manufacturing with an ROI calculator. Explore the top five use cases tailored specifically for the factory environment...
Learn how Single Pair Ethernet (SPE) contributes to sustainability in industrial communication. This on-demand webinar explores how SPE reduces wiring, installation costs, and...
Autonomous mobile robots enhance flexible manufacturing. Key design areas include battery management, motor control, localization, and 3D perception. Modular solutions support...
This presentation will provide an overview of RECOMs thermally enhanced RPX series.In addition, it will highlight how extremely efficient the RPX series is while still providing...
