Header Image Asset 3 5ea0aef5652ed

Machine Learning at the Edge: Using High-Level Synthesis to Optimize Power and Performance

April 27, 2020
Create new power and memory efficient hardware architectures to meet next-generation machine learning hardware demands.

Moving machine learning to the edge has critical requirements on power and performance. Using off-the-shelf solutions is not practical. CPUs are too slow, GPUs/TPUs are expensive and consume too much power, and even generic machine learning accelerators can be overbuilt and are not optimal for power. In this paper, learn about creating new power/memory efficient hardware architectures to meet next-generation machine learning hardware demands at the edge.

Sponsored

How to Quickly Leverage Bluetooth AoA and AoD for Indoor Logistics Tracking

Real-time asset tracking is an important aspect of Industry 4.0. Various technologies are available for deploying Real-Time Location.

How to effectively implement multi-connectivity asset tracking applications

Using the STEVAL-ASTRA1B development kit, designers can quickly implement asset tracking applications for multiple wireless interfaces with minimal coding.

How to Simplify the Test of CAN Bus Networks Using the Right Oscilloscope

In-vehicle networks (IVNs) allow microcontrollers and engine control units (ECUs) to communicate with sensors, actuators, indicators, displays, and each other. One of the classic...

Free Download: Motor Control For Dummies®

Download this ebook to learn about motor drive motion and control, the importance of the brushless DC motor and it’s influence on new and future motor design. Also, learn how ...