Header Image Asset 3

Machine Learning at the Edge: Using High-Level Synthesis to Optimize Power and Performance

April 27, 2020
Create new power and memory efficient hardware architectures to meet next-generation machine learning hardware demands.

Moving machine learning to the edge has critical requirements on power and performance. Using off-the-shelf solutions is not practical. CPUs are too slow, GPUs/TPUs are expensive and consume too much power, and even generic machine learning accelerators can be overbuilt and are not optimal for power. In this paper, learn about creating new power/memory efficient hardware architectures to meet next-generation machine learning hardware demands at the edge.

Sponsored

Total Harmonic Distortion Measurements

This paper will look at some of the variations on defining Total Hasrmonic Distortion (THD), cover two-port DUT measurements, and then explore variations with differential DUTs...

Top 10 Design for Manufacturing Mistakes Every PCB Manufacturer Hates

Ever wonder what kind of Design for Manufacturing (DFM) mistakes you can make that will drive your PCB manufacturer absolutely crazy? Learn about the top 10 DFM mistakes now, ...

What is a Field Effect Transistor (FET)?

Ever wonder what a Field Effect Transistor (FET) is? Give this article a read for everything you need to know about the device.

Power Topologies Handbook

This book shows waveforms and equations of the most common hard switched power supply topologies and the soft switched Phase-Shifted Full-Bridge.