Header Image Asset 3 5ea0aef5652ed

Machine Learning at the Edge: Using High-Level Synthesis to Optimize Power and Performance

April 27, 2020
Create new power and memory efficient hardware architectures to meet next-generation machine learning hardware demands.

Moving machine learning to the edge has critical requirements on power and performance. Using off-the-shelf solutions is not practical. CPUs are too slow, GPUs/TPUs are expensive and consume too much power, and even generic machine learning accelerators can be overbuilt and are not optimal for power. In this paper, learn about creating new power/memory efficient hardware architectures to meet next-generation machine learning hardware demands at the edge.

Sponsored

MEMS versus ECM: Comparing Microphone Technologies

Increasing numbers of devices utilize microphones to capture sound. Two of the most commonly used microphone technologies are MEMS and ECM.

What is the Most Effective Way to Commutate a BLDC Motor?

Brushless direct current electric motors, or BLDC motors for short, are electronically commutated motors powered by a dc electric source via an external motor controller. Unlike...

Power Topologies Handbook

Buy ICs, tools & software directly from TI. Request samples, enjoy faster checkout, manage orders online and more with your myTI account.

A Deep Dive into Audio Jack Switches and Configurations

The audio jack is an industry-standard connector that has many potential uses in addition to providing basic audio connectivity.