Machine Learning at the Edge: Using High-Level Synthesis to Optimize Power and Performance
April 27, 2020
Create new power and memory efficient hardware architectures to meet next-generation machine learning hardware demands.
Moving machine learning to the edge has critical requirements on power and performance. Using off-the-shelf solutions is not practical. CPUs are too slow, GPUs/TPUs are expensive and consume too much power, and even generic machine learning accelerators can be overbuilt and are not optimal for power. In this paper, learn about creating new power/memory efficient hardware architectures to meet next-generation machine learning hardware demands at the edge.
The advent of USB Type-C marked a turning point in connectivity. This compact, reversible connector has transformed the way we exchange data and power our devices, offering accelerated...
The Same Sky interconnect group carries a comprehensive line of connectors to reduce the burden on the design engineer. Their wide selection of mechanical configurations and simple...
Explore ADAM, an advanced AMR demo by Analog Devices, featuring precision depth sensing, AI mapping, 4-wheel motor control, ROS support, and smart battery & comms. Boost safety...
Dragan Maric (Senior Business Development Manager, Industrial Automation) at Analog Devices discusses data driven digital factories at Embedded World 2023.