• Electronic Design Mentorpaper 101453 Image 5ec2bf595320a

    Automated and Context-Aware Latch-Up Checking

    May 19, 2020
    This white paper reviews how the increase in the number of power domains and voltages used in today's IC design has increased the importance of identifying and eliminating areas of susceptibility to latch-up.
    Mentor Asb Logo Black Hires Resized

    Latch-up susceptibility continues to be a growing concern for IC designers and verification engineers alike.  Not only for Bulk designs, but also for FD-SOI which leverages hybrid bulk technologies for their IO devices. The good news is that context-aware latch-up verification can be automated to identify and validate the inadvertent structures and spacing requirements that make these checks so difficult to implement in traditional EDA tools. 

    Continue Reading

    Sponsored

    The advent of USB Type-C marked a turning point in connectivity. This compact, reversible connector has transformed the way we exchange data and power our devices, offering accelerated...
    The Same Sky interconnect group carries a comprehensive line of connectors to reduce the burden on the design engineer. Their wide selection of mechanical configurations and simple...
    Explore ADAM, an advanced AMR demo by Analog Devices, featuring precision depth sensing, AI mapping, 4-wheel motor control, ROS support, and smart battery & comms. Boost safety...
    In a generic electronic system there are some inputs that are controlled by the end user. These inputs are read by electronics and acted upon by using outputs.