Header 3 5f317d49a76b3

Application Note: Solving Connection Challenges in On-Wafer Power Semiconductor Device Test

Aug. 10, 2020
Learn how to minimize connection changes, opportunities for user error, and frustration when performing comprehensive DC I-V and C-V testing of power semiconductor devices.

Measuring DC and capacitance parameters for high power semiconductor devices requires sufficient expertise to optimize the accuracy of various measurements. Even for those with this level of expertise,

managing set-up changes between ON-state, OFF-state and capacitance voltage (C-V) measurements can be time consuming and prone to errors; this is especially true in the on-wafer environment.

Sponsored

This presentation will provide an overview on proper fan selection, including system profiling, determining a system’s cooling requirements, and an outline of fan types and features...
This video delves into the basics of ultrasonic sensors, including how they work, understanding beam angles, a comparison of strengths and limitations, and more.
In this podcast episode, we interview Joe Pawelczyk, VP of operations at DPI UAV Systems (USA), a leading provider of small rotary wing unmanned aerial vehicles (UAV).
A microcontroller with an integrated energy harvester offers a way to extend battery life and replacement batteries