Network 2402637 5f68e29932c45

How to Design SmartNICs Using FPGAs to Increase Server Compute Capacity

Sept. 22, 2020
SmartNICs boost server performance in cloud and private data centers by offloading network processing workloads from server CPUs. Learn how to design an FPGA based SmartNIC that accelerates network functions compared to software only based solutions.

A successful SmartNIC design must be able to implement complex data-plane functions including multiple match-action processing, tunnel termination and origination, traffic metering, and traffic shaping. A SmartNIC should also provide the host processor with per-flow statistics to inform network-tuning algorithms. In addition, the SmartNIC's high-speed data plane should be programmable through either downloadable updates or network programming to enable a flexible architecture that can easily adapt to changing data plane requirements. A successful SmartNIC design must work seamlessly with existing data-center ecosystems. Otherwise, the SmartNIC design is unlikely to succeed.

Sponsored

This webcast will focus on design of RF front-end circuitry including RF PAs and LNAs, Tunable Filter, Attenuators, External LO and Power Management that are required to complete...
Join RECOM’s Carl Kelly for a webinar on tailored power solutions for evolving markets, including medical applications. Learn about the latest trends in power conversion and register...
Wire caps may be small, but they’re essential for safe and reliable electrical connections. This blog breaks down what they are, why they matter, and how TE’s trusted solutions...
Join our free webinar to explore how smart buildings are transforming our environments. TE Connectivity experts will discuss key technologies, market trends, and antenna solutions...