Network 2402637 5f68e29932c45

How to Design SmartNICs Using FPGAs to Increase Server Compute Capacity

Sept. 22, 2020
SmartNICs boost server performance in cloud and private data centers by offloading network processing workloads from server CPUs. Learn how to design an FPGA based SmartNIC that accelerates network functions compared to software only based solutions.

A successful SmartNIC design must be able to implement complex data-plane functions including multiple match-action processing, tunnel termination and origination, traffic metering, and traffic shaping. A SmartNIC should also provide the host processor with per-flow statistics to inform network-tuning algorithms. In addition, the SmartNIC's high-speed data plane should be programmable through either downloadable updates or network programming to enable a flexible architecture that can easily adapt to changing data plane requirements. A successful SmartNIC design must work seamlessly with existing data-center ecosystems. Otherwise, the SmartNIC design is unlikely to succeed.


What is the Most Effective Way to Commutate a BLDC Motor?

Brushless direct current electric motors, or BLDC motors for short, are electronically commutated motors powered by a dc electric source via an external motor controller. Unlike...

MEMS versus ECM: Comparing Microphone Technologies

Increasing numbers of devices utilize microphones to capture sound. Two of the most commonly used microphone technologies are MEMS and ECM.

A Deep Dive into Audio Jack Switches and Configurations

The audio jack is an industry-standard connector that has many potential uses in addition to providing basic audio connectivity.

Power Topologies Handbook

Buy ICs, tools & software directly from TI. Request samples, enjoy faster checkout, manage orders online and more with your myTI account.