Network 2402637 5f68e29932c45

How to Design SmartNICs Using FPGAs to Increase Server Compute Capacity

Sept. 22, 2020
SmartNICs boost server performance in cloud and private data centers by offloading network processing workloads from server CPUs. Learn how to design an FPGA based SmartNIC that accelerates network functions compared to software only based solutions.

A successful SmartNIC design must be able to implement complex data-plane functions including multiple match-action processing, tunnel termination and origination, traffic metering, and traffic shaping. A SmartNIC should also provide the host processor with per-flow statistics to inform network-tuning algorithms. In addition, the SmartNIC's high-speed data plane should be programmable through either downloadable updates or network programming to enable a flexible architecture that can easily adapt to changing data plane requirements. A successful SmartNIC design must work seamlessly with existing data-center ecosystems. Otherwise, the SmartNIC design is unlikely to succeed.

Sponsored

A Designer's Guide to Lithium (Li-ion) Battery Charging

This designer's guide helps you discover how you can safely and rapidly charge lithium (LI-ion) batteries to 20%-70% capacity in about 20-30 minutes.

What are the Important Considerations when Assessing Cobot Safety?

A review of the requirements of ISO/TS 15066 and how they fit in with ISO 10218-1 and 10218-2 a consideration the complexities of collaboration.

Power Topologies Handbook

Buy ICs, tools & software directly from TI. Request samples, enjoy faster checkout, manage orders online and more with your myTI account.

Getting Started with STM32LF Discovery Kit IoT Node

Learn about STs IoT Discovery Kit Node.