Network 2402637 5f68e29932c45

How to Design SmartNICs Using FPGAs to Increase Server Compute Capacity

Sept. 22, 2020
SmartNICs boost server performance in cloud and private data centers by offloading network processing workloads from server CPUs. Learn how to design an FPGA based SmartNIC that accelerates network functions compared to software only based solutions.

A successful SmartNIC design must be able to implement complex data-plane functions including multiple match-action processing, tunnel termination and origination, traffic metering, and traffic shaping. A SmartNIC should also provide the host processor with per-flow statistics to inform network-tuning algorithms. In addition, the SmartNIC's high-speed data plane should be programmable through either downloadable updates or network programming to enable a flexible architecture that can easily adapt to changing data plane requirements. A successful SmartNIC design must work seamlessly with existing data-center ecosystems. Otherwise, the SmartNIC design is unlikely to succeed.

Sponsored

Need ultra-low power and high security in one chip? The STM32U3 series delivers 7x better battery life and built-in cryptography—perfect for industrial, medical, and consumer ...
Looking to boost efficiency and cut system size? STPOWER SiC MOSFETs deliver ultra-low losses, high-temperature operation, and outstanding reliability—ideal for EVs, renewable...
In this video learn about all things USB, including the physical USB connector standards, the ever-changing communication and power delivery standards, and more.
A brief comparison of AMRs and AGVs and practical considerations for AMR integration into a facility.