Network 2402637 5f68e29932c45

How to Design SmartNICs Using FPGAs to Increase Server Compute Capacity

Sept. 22, 2020
SmartNICs boost server performance in cloud and private data centers by offloading network processing workloads from server CPUs. Learn how to design an FPGA based SmartNIC that accelerates network functions compared to software only based solutions.

A successful SmartNIC design must be able to implement complex data-plane functions including multiple match-action processing, tunnel termination and origination, traffic metering, and traffic shaping. A SmartNIC should also provide the host processor with per-flow statistics to inform network-tuning algorithms. In addition, the SmartNIC's high-speed data plane should be programmable through either downloadable updates or network programming to enable a flexible architecture that can easily adapt to changing data plane requirements. A successful SmartNIC design must work seamlessly with existing data-center ecosystems. Otherwise, the SmartNIC design is unlikely to succeed.

Sponsored

With decades of proven performance in space applications, Infineon’s HiRel components set the standard for reliability in extreme environments. Explore our extensive space heritage...
Samtec's line card features six solution blocks for interconnectivity, including rugged board-to-board connectors for harsh environments and high-speed silicon-to-silicon solutions...
Typically powered by 24V or higher battery sources, these robots need to power high-intensity UV lights and pumps as well as sensors and motors for autonomous operation. Increasing...
Discover how Infineon’s highest-performing radiation-hardened R9 Si MOSFETs enhance efficiency and simplify reuse in heritage DC-DC converters. Learn how these advancements can...