Network 2402637 5f68e29932c45

How to Design SmartNICs Using FPGAs to Increase Server Compute Capacity

Sept. 22, 2020
SmartNICs boost server performance in cloud and private data centers by offloading network processing workloads from server CPUs. Learn how to design an FPGA based SmartNIC that accelerates network functions compared to software only based solutions.

A successful SmartNIC design must be able to implement complex data-plane functions including multiple match-action processing, tunnel termination and origination, traffic metering, and traffic shaping. A SmartNIC should also provide the host processor with per-flow statistics to inform network-tuning algorithms. In addition, the SmartNIC's high-speed data plane should be programmable through either downloadable updates or network programming to enable a flexible architecture that can easily adapt to changing data plane requirements. A successful SmartNIC design must work seamlessly with existing data-center ecosystems. Otherwise, the SmartNIC design is unlikely to succeed.

Sponsored

The advent of USB Type-C marked a turning point in connectivity. This compact, reversible connector has transformed the way we exchange data and power our devices, offering accelerated...
The Same Sky interconnect group carries a comprehensive line of connectors to reduce the burden on the design engineer. Their wide selection of mechanical configurations and simple...
Explore ADAM, an advanced AMR demo by Analog Devices, featuring precision depth sensing, AI mapping, 4-wheel motor control, ROS support, and smart battery & comms. Boost safety...
In a generic electronic system there are some inputs that are controlled by the end user. These inputs are read by electronics and acted upon by using outputs.