In this paper, we present an advanced methodology as part of a static verification tool that significantly reduces designer effort in completing RDC verification by eliminating noise from RDC results.
![Generic 1540x800px 5fabff0da676f Generic 1540x800px 5fabff0da676f](https://img.electronicdesign.com/files/base/ebm/electronicdesign/image/2020/11/generic_1540x800px.5fabff0da676f.png?auto=format,compress&fit=crop&q=45&h=139&height=139&w=250&width=250)
Sponsored Content
Achieving Faster Reset Verification Closure with Intelligent Reset Domain Crossings Detection
Nov. 12, 2020