Asset3 Wp Accelerate Image 1540x800 60103d5ca2b3b

Accelerate early design exploration & verification for faster time to market

Jan. 27, 2021
Want to find and fix integration issues early in the design cycle of your SoC? Learn how targeted checking can help.

Early chip-level physical verification faces many challenges. The Calibre™ Recon tool enables design teams to perform analysis and physical verification of full-chip design layouts during very early stages of the design cycle, while the different components are still immature. With Calibre Recon, designers can quickly and easily find and resolve integration issues using the foundry/IDM Calibre sign-off design kit, while reducing total DRC runtime, accelerating design closure, and ensuring high-quality designs.

Sponsored

Edge AI is booming, and STMicroelectronics is leading the way with the STM32N6 series—powerful, energy-efficient MCUs with built-in NPUs, AI-ready software tools, and robust security...
We take a look at a Discovery kit with an STM32N657X0 MCU from STMicroelectronics. It highlights the performance, efficiency, and versatility of the MCU in edge AI applications...
This video explores TE Connectivity’s HIVONEX High-Power Charging Inlets for fast and secure quick charging of up to 500 A at 1,000 VDC. Designed for industrial and commercial...
STM32MP25 application processors offer dual Cortex-A35 cores, a neural processing unit (NPU) with 1.35 TOPS, and full HD video support. They provide edge AI acceleration, advanced...